TMS320F28335, TMS320F28334, TMS320F28332
TMS320F28235, TMS320F28234, TMS320F28232
www.ti.com
SPRS439I–JUNE 2007–REVISED MARCH 2011
Table 6-49. XHOLD/XHOLDA Timing Requirements (XCLKOUT = 1/2 XTIMCLK)(1) (2) (3)
MIN
MAX
UNIT
td(HL-HiZ)
Delay time, XHOLD low to Hi-Z on all address, data, and
control
4tc(XTIM) + tc(XCO) + 30
ns
td(HL-HAL)
td(HH-HAH)
td(HH-BV)
Delay time, XHOLD low to XHOLDA low
Delay time, XHOLD high to XHOLDA high
Delay time, XHOLD high to bus valid
4tc(XTIM) + 2tc(XCO) + 30
4tc(XTIM) + 30
ns
ns
ns
6tc(XTIM) + 30
(1) When a low signal is detected on XHOLD, all pending XINTF accesses will be completed before the bus is placed in a high-impedance
state.
(2) The state of XHOLD is latched on the rising edge of XTIMCLK.
(3) After the XHOLD is detected low or high, all bus transitions and XHOLDA transitions occur with respect to the rising edge of XCLKOUT.
Thus, for this mode where XCLKOUT = 1/2 XTIMCLK, the transitions can occur up to 1 XTIMCLK cycle earlier than the maximum value
specified.
XCLKOUT
(1/2 XTIMCLK)
t
d(HL-HAL)
XHOLD
t
d(HH-HAH)
XHOLDA
t
d(HL-HiZ)
t
d(HH-BV)
XR/W,
XZCS0,
XZCS6,
XZCS7
High-Impedance
High-Impedance
High-Impedance
Valid
XA[19:0]
Valid
XD[0:31]XD[15:0]
Valid
(B)
(A)
A. All pending XINTF accesses are completed.
B. Normal XINTF operation resumes.
Figure 6-30. XHOLD/XHOLDA Timing Requirements (XCLKOUT = 1/2 XTIMCLK)
Copyright © 2007–2011, Texas Instruments Incorporated
Electrical Specifications
167
Submit Documentation Feedback
Product Folder Link(s): TMS320F28335 TMS320F28334 TMS320F28332 TMS320F28235 TMS320F28234
TMS320F28232
TI [ TEXAS INSTRUMENTS ]
