ꢀ ꢁꢂ ꢃ ꢄꢅ ꢆꢇ ꢈꢉ ꢄꢅ
ꢊ ꢋꢌ ꢍꢎꢏꢐꢑ ꢋ ꢒꢀ ꢎꢋ ꢓꢋ ꢀꢔꢕ ꢂꢋ ꢓ ꢒꢔꢕ ꢐꢖ ꢑ ꢇꢍ ꢂ ꢂꢑ ꢖ
SPRS080F − MARCH 1999 − REVISED OCTOBER 2008
Signal Descriptions (Continued)
†
NAME
TYPE
DESCRIPTION
HOST-PORT INTERFACE SIGNALS (CONTINUED)
§
HPIRS
I
Host-port interface (HPI) reset pin. This signal resets the host port interface and both subsystems.
Host mode select. When this pin is low it selects the HPI multiplexed address/data mode. The multiplexed
address/data mode allows hosts with multiplexed address/data lines access to the HPI registers HPIC, HPIA,
and HPID. Host-to-DSP and DSP-to-host interrupts are supported in this mode.
HMODE
I
When HMODE is high, it selects the HPI nonmultiplexed mode. HPI nonmultiplexed mode allows hosts with
separate address/data buses to access the HPI address range by way of the 18-bit address bus and the HPI data
(HPID) register via the 16-bit data bus. Host-to-DSP and DSP-to-host interrupts are not supported in this mode.
SUPPLY PINS
AV
DD
S
S
S
S
Dedicated power supply that powers the PLL. AV
DD
= 1.8 V. AV
can be connected to CV .
DD
DD
CV
DV
Dedicated power supply that powers the core CPUs. CV
DD
= 1.8 V
DD
DD
Dedicated power supply that powers the I/O pins. DV
DD
= 3.3 V
V
Digital ground. Dedicated ground plane for the device.
SS
SSA
Analog ground. Dedicated ground for the PLL. V
not separated.
can be connected to V if digital and analog grounds are
SS
SSA
V
S
TEST PIN
#
TEST
No connection
EMULATION/TEST PINS
Standard test clock. This is normally a free-running clock signal with a 50% duty cycle. Changes on the test
access port (TAP) of input signals TMS and TDI are clocked into the TAP controller, instruction register, or
selected test-data register on the rising edge of TCK. Changes at the TAP output signal (TDO) occur on the falling
edge of TCK.
‡§
TCK
I
Test data input. Pin with an internal pullup device. TDI is clocked into the selected register (instruction or data)
on a rising edge of TCK.
‡
TDI
TDO
TMS
I
O
I
Test data pin. The contents of the selected register is shifted out of TDO on the falling edge of TCK. TDO is in
high-impedance state except when the scanning of data is in progress. These pins are placed into high-
impedance state when OFF is low.
Test mode select. Pin with internal pullup device. This serial control input is clocked into the TAP controller on
the rising edge of TCK.
‡
Test reset. When high, TRST gives the scan system control of the operations of the device. If TRST is driven low,
the device operates in its functional mode and the emulation signals are ignored. Pin with internal pulldown
device.
k
||
TRST
I
Emulator interrupt 0 pin. When TRST is driven low, EMU0 must be high for the activation of the EMU1/OFF
condition. When TRST is driven high, EMU0 is used as an interrupt to or from the emulator system and is defined
as I/O.
EMU0
I/O/Z
Emulator interrupt 1 pin. When TRST is driven high, EMU1/OFF is used as an interrupt to or from the emulator
system and is defined as I/O. When TRST transitions from high to low, then EMU1 operates as OFF.
EMU/OFF = 0 puts all output drivers into the high-impedance state.
EMU1/OFF
I/O/Z
Note that OFF is used exclusively for testing and emulation purposes (and not for multiprocessing applications).
Therefore, for the OFF condition, the following conditions apply:
TRST = 0, EMU0 = 1, EMU1 = 0
†
‡
§
¶
#
||
I = Input, O = Output, S = Supply, Z = High Impedance
This pin has an internal pullup resistor.
These pins have Schmitt trigger inputs.
This pin has an internal bus holder controlled by way of the BSCR register in subchip A.
This pin is used by Texas Instruments for device testing and should be left unconnected.
This pin has an internal pulldown resistor.
kAlthough this pin includes an internal pulldown resistor, a 470-Ω external pulldown is required. If the TRST pin is connected to multiple DSPs,
a buffer is recommended to ensure the V and V specifications are met.
IL
IH
15
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443