欢迎访问ic37.com |
会员登录 免费注册
发布采购

TMS320VC5407PGER 参数 Datasheet PDF下载

TMS320VC5407PGER图片预览
型号: TMS320VC5407PGER
PDF下载: 下载PDF文件 查看货源
内容描述: [IC,DSP,16-BIT,QFP,144PIN,PLASTIC]
分类和应用:
文件页数/大小: 107 页 / 1364 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TMS320VC5407PGER的Datasheet PDF文件第75页浏览型号TMS320VC5407PGER的Datasheet PDF文件第76页浏览型号TMS320VC5407PGER的Datasheet PDF文件第77页浏览型号TMS320VC5407PGER的Datasheet PDF文件第78页浏览型号TMS320VC5407PGER的Datasheet PDF文件第80页浏览型号TMS320VC5407PGER的Datasheet PDF文件第81页浏览型号TMS320VC5407PGER的Datasheet PDF文件第82页浏览型号TMS320VC5407PGER的Datasheet PDF文件第83页  
Electrical Specifications
5.8.3 I/O Read
Table 5–11 and Table 5–12 assume testing over recommended operating conditions, IOSTRB = 0, and
H = 0.5t
c(CO)
(see Figure 5–8).
Table 5–11. I/O Read Timing Requirements
MIN
Access time, read data access from
address valid, first read access†
For accesses not immediately following a
HOLD operation
For read accesses immediately following a
HOLD operation
7
0
MAX
4H – 9
4H – 11
UNIT
ns
ns
ns
ns
ta(A)M1
tsu(D)R
Setup time, read data valid before CLKOUT low
th(D)R
Hold time, read data valid after CLKOUT low
† Address R/W, PS, DS, and IS timings are included in timings referenced as address.
Table 5–12. I/O Read Switching Characteristics
PARAMETER
For accesses not immediately following a
HOLD operation
For read accesses immediately following a
HOLD operation
MIN
–1
–1
–1
0
MAX
4
6
4
4
UNIT
ns
ns
ns
ns
td(CLKL-A)
Delay time CLKOUT low to address valid†
time,
td(CLKL-IOSL)
Delay time, CLKOUT low to IOSTRB low
td(CLKL-IOSH)
Delay time, CLKOUT low to IOSTRB high
† Address R/W, PS, DS, and IS timings are included in timings referenced as address.
November 2001 – Revised July 2003
SPRS007B
69