欢迎访问ic37.com |
会员登录 免费注册
发布采购

TMS320C6416TZLZ7 参数 Datasheet PDF下载

TMS320C6416TZLZ7图片预览
型号: TMS320C6416TZLZ7
PDF下载: 下载PDF文件 查看货源
内容描述: 定点数字信号处理器 [FIXED-POINT DIGITAL SIGNAL PROCESSORS]
分类和应用: 微控制器和处理器外围集成电路数字信号处理器时钟
文件页数/大小: 140 页 / 2016 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TMS320C6416TZLZ7的Datasheet PDF文件第48页浏览型号TMS320C6416TZLZ7的Datasheet PDF文件第49页浏览型号TMS320C6416TZLZ7的Datasheet PDF文件第50页浏览型号TMS320C6416TZLZ7的Datasheet PDF文件第51页浏览型号TMS320C6416TZLZ7的Datasheet PDF文件第53页浏览型号TMS320C6416TZLZ7的Datasheet PDF文件第54页浏览型号TMS320C6416TZLZ7的Datasheet PDF文件第55页浏览型号TMS320C6416TZLZ7的Datasheet PDF文件第56页  
ꢀ ꢁ ꢂ ꢃ ꢄꢅ ꢆ ꢇ ꢈꢉ ꢈꢀꢊ ꢀꢁ ꢂꢃ ꢄ ꢅ ꢆꢇ ꢈ ꢉ ꢋꢀꢊ ꢀꢁ ꢂꢃ ꢄ ꢅ ꢆꢇ ꢈ ꢉ ꢇ ꢀ  
ꢌ ꢍ ꢎꢏ ꢐꢑꢒ ꢓꢍ ꢔ ꢀ ꢐꢍ ꢕ ꢍ ꢀꢖꢗ ꢂ ꢍ ꢕꢔ ꢖꢗ ꢒ ꢘꢓ ꢆꢏ ꢂꢂꢓ ꢘꢂ  
SPRS226H − NOVEMBER 2003 − REVISED AUGUST 2005  
Terminal Functions (Continued)  
SIGNAL  
NAME  
IPD/  
IPU  
TYPE  
DESCRIPTION  
NO.  
MULTICHANNEL BUFFERED SERIAL PORT 1 (McBSP1)  
CLKS1/  
URADDR3  
McBSP1 external clock source (as opposed to internal) (I) [default] or UTOPIA receive  
address 3 pin (I)  
AC8  
AC10  
AB12  
AF11  
AB11  
AC9  
I
§
§
§
CLKR1/  
URADDR2  
I/O/Z  
I/O/Z  
I
McBSP1 receive clock (I/O/Z) [default] or UTOPIA receive address 2 pin (I)  
McBSP1 transmit clock (I/O/Z) [default] or UTOPIA receive address 4 pin (I)  
McBSP1 receive data (I) [default] or UTOPIA transmit address 1 pin (I)  
McBSP1 transmit data (O/Z) [default] or UTOPIA transmit address 4 pin (I)  
McBSP1 receive frame sync (I/O/Z) [default] or UTOPIA transmit address 2 pin (I)  
CLKX1/  
URADDR4  
DR1/  
UXADDR1  
§
§
§
§
DX1/  
UXADDR4  
I/O/Z  
I/O/Z  
I/O/Z  
FSR1/  
UXADDR2  
FSX1/  
UXADDR3  
AB13  
McBSP1 transmit frame sync (I/O/Z) [default] or UTOPIA transmit address 3 pin (I)  
MULTICHANNEL BUFFERED SERIAL PORT 0 (McBSP0)  
CLKS0  
CLKR0  
CLKX0  
DR0  
F4  
D1  
E1  
D2  
E2  
C1  
E3  
I
IPD  
IPD  
IPD  
IPU  
IPU  
IPD  
IPD  
McBSP0 external clock source (as opposed to internal)  
McBSP0 receive clock  
I/O/Z  
I/O/Z  
I
McBSP0 transmit clock  
McBSP0 receive data  
DX0  
O/Z  
I/O/Z  
I/O/Z  
McBSP0 transmit data  
FSR0  
FSX0  
McBSP0 receive frame sync  
McBSP0 transmit frame sync  
TIMER 2  
TOUT2  
TINP2  
A4  
C5  
O/Z  
I
IPD  
IPD  
Timer 2 or general-purpose output  
Timer 2 or general-purpose input  
TIMER 1  
TOUT1  
TINP1  
B5  
A5  
O/Z  
I
IPD  
IPD  
Timer 1 or general-purpose output  
Timer 1 or general-purpose input  
TIMER 0  
TOUT0  
TINP0  
D6  
C6  
O/Z  
I
IPD  
IPD  
Timer 0 or general-purpose output  
Timer 0 or general-purpose input  
I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground  
IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-kIPD or IPU resistor. To pull up a signal to the opposite  
supply rail, a 1-kresistor should be used.)  
For the C6415T and C6416T devices, these pins are multiplexed pins. For more details, see the Device Configurations section of this data sheet.  
The C6414T device does not support the PCI or UTOPIA peripherals; therefore, these muxed peripheral pins are standalone peripheral functions  
for this device.  
§
52  
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443  
 复制成功!