ꢀ ꢁꢂ ꢃ ꢄ ꢅ ꢆꢇ ꢈ ꢉꢈ ꢀꢊ ꢀ ꢁꢂ ꢃ ꢄ ꢅ ꢆꢇ ꢈ ꢉꢋ ꢀꢊ ꢀ ꢁꢂ ꢃ ꢄꢅ ꢆꢇ ꢈꢉ ꢇꢀ
ꢌ ꢍꢎ ꢏꢐꢑꢒꢓ ꢍ ꢔꢀ ꢐꢍ ꢕꢍ ꢀꢖꢗ ꢂꢍ ꢕ ꢔꢖꢗ ꢒꢘ ꢓ ꢆꢏ ꢂ ꢂꢓ ꢘ ꢂ
SPRS226H − NOVEMBER 2003 − REVISED AUGUST 2005
Terminal Functions (Continued)
SIGNAL
NAME
IPD/
IPU
†
TYPE
DESCRIPTION
‡
NO.
ꢁ
||
EMIFB (16-bit) − DATA
BED15
D7
B6
BED14
BED13
BED12
BED11
BED10
BED9
BED8
BED7
BED6
BED5
BED4
BED3
BED2
BED1
BED0
C7
A6
D8
B7
C8
A7
I/O/Z
IPU
EMIFB external data
C9
B8
D9
B9
C10
A9
D10
B10
MULTICHANNEL BUFFERED SERIAL PORT 2 (McBSP2)
McBSP2 enable pin. This pin works in conjunction with the PCI_EN pin to enable/disable other
peripherals (for more details, see the Device Configurations section of this data sheet).
MCBSP2_EN
AF3
AE4
AB1
AC2
AB3
AA2
AC1
AB2
I
IPD
McBSP2 external clock source (CLKS2) [input only] [default] or this pin can also be
programmed as a GPIO 8 pin (I/O/Z).
§
CLKS2/GP8
I/O/Z
I/O/Z
I/O/Z
I
IPD
McBSP2 receive clock. When McBSP2 is disabled (PCI_EN pin = 1 and MCBSP2_EN
pin = 0), this pin is tied-off.
CLKR2
CLKX2/
IPD
IPD
IPU
IPU
IPD
IPD
McBSP2 transmit clock (I/O/Z) [default] or PCI serial interface clock (O).
§
XSP_CLK
McBSP2 receive data (I) [default] or PCI serial interface data in (I). In PCI mode, this pin is
connected to the output data pin of the serial PROM.
§
DR2/XSP_DI
McBSP2 transmit data (O/Z) [default] or PCI serial interface data out (O). In PCI mode, this pin
is connected to the input data pin of the serial PROM.
§
DX2/XSP_DO
O/Z
I/O/Z
I/O/Z
McBSP2 receive frame sync. When McBSP2 is disabled (PCI_EN pin = 1 and MCBSP2_EN
pin = 0), this pin is tied-off.
FSR2
McBSP2 transmit frame sync. When McBSP2 is disabled (PCI_EN pin = 1 and MCBSP2_EN
pin = 0), this pin is tied-off.
FSX2
†
‡
I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground
IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-kΩ IPD or IPU resistor. To pull up a signal to the opposite
supply rail, a 1-kΩ resistor should be used.)
For the C6415T and C6416T devices, these pins are multiplexed pins. For more details, see the Device Configurations section of this data sheet.
The C6414T device does not support the PCI or UTOPIA peripherals; therefore, these muxed peripheral pins except CLKS2/GP8 are standalone
peripheral functions for this device.
These C64x devices have two EMIFs (64-bit EMIFA and 16-bit EMIFB). The prefix “A” in front of a signal name indicates it is an EMIFA signal
whereas a prefix “B” in front of a signal name indicates it is an EMIFB signal. Throughout the rest of this document, in generic EMIF areas of
discussion, the prefix “A” or “B” may be omitted from the signal name.
§
||
ꢁ
T
o
m
a
i
n
t
a
i
n
s
i
g
n
a
l
i
n
t
e
g
r
i
t
y
f
o
r
t
h
e
E
M
I
F
s
i
g
n
a
l
s
,
s
e
r
i
a
l
t
e
r
m
i
n
a
t
i
o
n
r
e
s
i
s
t
o
r
s
s
h
o
u
l
d
b
e
i
n
s
e
r
t
e
d
i
n
t
o
a
l
l
E
M
I
F
o
u
t
p
u
t
s
i
g
n
a
l
l
i
n
e
s
.
51
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443