TAS5705
www.ti.com ...................................................................................................................................................................................................... SLOS549–JUNE 2008
SERIAL DATA INTERFACE REGISTER (0x04)
The TAS5705 supports the serial data modes shown in Table 12. The default is 24-bit, I2S mode.
Table 12. Serial Data Interface Control Register (0x04) Format
RECEIVE SERIAL DATA
INTERFACE FORMAT
WORD
LENGTH
D7–D5
D4
D3
D2
D1
D0
Right-justified
16
20
24
16
20
24
16
20
24
000
000
000
000
000
000
000
000
000
000
000
000
000
000
000
000
000
000
000
000
000
000
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
1
0
0
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
1
1
0
1
0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
1
1
Right-justified
Right-justified
I2S
I2S
(1)
I2S
Left-justified
Left-justified
Left-justified
Reserved
Right-justified
Reserved
18
Reserved
Reserved
Reserved
Reserved
Reserved
I2S (32 fS SCLK)
Left-justified (32 fS SCLK)
Reserved
16
Reserved
Reserved
(1) Default values are in bold.
SYSTEM CONTROL REGISTER 2 (0x05)
Bit D6 is a control bit and bit D5 is a configuration bit.
When bit D6 is set low, the system starts playing; otherwise, the outputs are shut down.
Bit D5 defines the configuration of the system, that is, it determines what configuration the system runs in when
bit D6 is set low. When this bit is asserted, all channels are switching. Otherwise, only a subset of the PWM
channels run. The channels to shut down are defined in the shutdown group register (0x19). Bit D5 should only
be changed when bit D6 is set, meaning that it is only possible to switch configurations by resetting the DAP and
then restarting it again in the new configuration.
Bit D3 defines which volume register is used to control the volume of the HP_PWMx outputs when in headphone
mode. When set to 0, the HP volume register (0x0C) controls the volume of the headphone outputs when in
headphone mode. When bit D3 is set to 1, the channel volume registers (0x08–0x0B, 0x0D) are used for all
modes (line out, headphone, speaker).
Bits D2–D1 define the output modes. The default is speaker mode with the headphone mode selectable via the
external HPSEL terminal. The device can also be forced into headphone mode by asserting bit D1 (all other
PWM channels are muted). Asserting bit D2 puts the device into a pseudo-line-out mode where the HP_PWMx
and all other PWM channels are active. Bit D3 must also be asserted in this mode, and the HP_PWMx volume is
controlled with the main speaker output volume controls via registers 0x08–0x0B and 0x0D.
Copyright © 2008, Texas Instruments Incorporated
Submit Documentation Feedback
51
Product Folder Link(s): TAS5705