OMAP-L137 Low-Power Applications Processor
www.ti.com
SPRS563A–SEPTEMBER 2008–REVISED OCTOBER 2008
Table 6-30. EMAC Statistics Registers (continued)
HEX ADDRESS RANGE
ACRONYM
FRAME64
REGISTER NAME
0x01E2 3268
0x01E2 326C
0x01E2 3270
0x01E2 3274
0x01E2 3278
0x01E2 327C
0x01E2 3280
0x01E2 3284
0x01E2 3288
Transmit and Receive 64 Octet Frames Register
Transmit and Receive 65 to 127 Octet Frames Register
Transmit and Receive 128 to 255 Octet Frames Register
Transmit and Receive 256 to 511 Octet Frames Register
Transmit and Receive 512 to 1023 Octet Frames Register
Transmit and Receive 1024 to 1518 Octet Frames Register
Network Octet Frames Register
FRAME65T127
FRAME128T255
FRAME256T511
FRAME512T1023
FRAME1024TUP
NETOCTETS
RXSOFOVERRUNS
RXMOFOVERRUNS
Receive FIFO or DMA Start of Frame Overruns Register
Receive FIFO or DMA Middle of Frame Overruns Register
Receive DMA Start of Frame and Middle of Frame Overruns
Register
0x01E2 328C
RXDMAOVERRUNS
Table 6-31. EMAC Control Module Registers
BYTE ADDRESS
0x01E2 2000
0x01E2 2004
0x01E2 200C
0x01E2 2010
Acronym
Register Description
REV
EMAC Control Module Revision Register
EMAC Control Module Software Reset Register
EMAC Control Module Interrupt Control Register
SOFTRESET
INTCONTROL
C0RXTHRESHEN
EMAC Control Module Interrupt Core 0 Receive Threshold Interrupt Enable
Register
0x01E2 2014
0x01E2 2018
0x01E2 201C
C0RXEN
C0TXEN
EMAC Control Module Interrupt Core 0 Receive Interrupt Enable Register
EMAC Control Module Interrupt Core 0 Transmit Interrupt Enable Register
C0MISCEN
EMAC Control Module Interrupt Core 0 Miscellaneous Interrupt Enable
Register
0x01E2 2020
C1RXTHRESHEN
EMAC Control Module Interrupt Core 1 Receive Threshold Interrupt Enable
Register
0x01E2 2024
0x01E2 2028
0x01E2 202C
C1RXEN
C1TXEN
EMAC Control Module Interrupt Core 1 Receive Interrupt Enable Register
EMAC Control Module Interrupt Core 1 Transmit Interrupt Enable Register
C1MISCEN
EMAC Control Module Interrupt Core 1 Miscellaneous Interrupt Enable
Register
0x01E2 2030
C2RXTHRESHEN
EMAC Control Module Interrupt Core 2 Receive Threshold Interrupt Enable
Register
0x01E2 2034
0x01E2 2038
0x01E2 203C
C2RXEN
C2TXEN
EMAC Control Module Interrupt Core 2 Receive Interrupt Enable Register
EMAC Control Module Interrupt Core 2 Transmit Interrupt Enable Register
C2MISCEN
EMAC Control Module Interrupt Core 2 Miscellaneous Interrupt Enable
Register
0x01E2 2040
C0RXTHRESHSTAT
EMAC Control Module Interrupt Core 0 Receive Threshold Interrupt Status
Register
0x01E2 2044
0x01E2 2048
0x01E2 204C
C0RXSTAT
C0TXSTAT
C0MISCSTAT
EMAC Control Module Interrupt Core 0 Receive Interrupt Status Register
EMAC Control Module Interrupt Core 0 Transmit Interrupt Status Register
EMAC Control Module Interrupt Core 0 Miscellaneous Interrupt Status
Register
0x01E2 2050
C1RXTHRESHSTAT
EMAC Control Module Interrupt Core 1 Receive Threshold Interrupt Status
Register
0x01E2 2054
0x01E2 2058
0x01E2 205C
C1RXSTAT
C1TXSTAT
C1MISCSTAT
EMAC Control Module Interrupt Core 1 Receive Interrupt Status Register
EMAC Control Module Interrupt Core 1 Transmit Interrupt Status Register
EMAC Control Module Interrupt Core 1 Miscellaneous Interrupt Status
Register
0x01E2 2060
C2RXTHRESHSTAT
EMAC Control Module Interrupt Core 2 Receive Threshold Interrupt Status
Register
0x01E2 2064
0x01E2 2068
C2RXSTAT
C2TXSTAT
EMAC Control Module Interrupt Core 2 Receive Interrupt Status Register
EMAC Control Module Interrupt Core 2 Transmit Interrupt Status Register
Submit Documentation Feedback
Peripheral Information and Electrical Specifications
125