欢迎访问ic37.com |
会员登录 免费注册
发布采购

NE5532PSE4 参数 Datasheet PDF下载

NE5532PSE4图片预览
型号: NE5532PSE4
PDF下载: 下载PDF文件 查看货源
内容描述: [DUAL OP-AMP, 5000uV OFFSET-MAX, 10MHz BAND WIDTH, PDSO8, PLASTIC, SO-8]
分类和应用: 放大器光电二极管
文件页数/大小: 142 页 / 1062 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号NE5532PSE4的Datasheet PDF文件第119页浏览型号NE5532PSE4的Datasheet PDF文件第120页浏览型号NE5532PSE4的Datasheet PDF文件第121页浏览型号NE5532PSE4的Datasheet PDF文件第122页浏览型号NE5532PSE4的Datasheet PDF文件第124页浏览型号NE5532PSE4的Datasheet PDF文件第125页浏览型号NE5532PSE4的Datasheet PDF文件第126页浏览型号NE5532PSE4的Datasheet PDF文件第127页  
XIO3130  
www.ti.com  
SLLS693FMAY 2007REVISED JANUARY 2010  
Table 4-86. Uncorrectable Error Mask Register (continued)  
BIT  
FIELD NAME  
ACCESS  
DESCRIPTION  
Malformed TLP mask.  
18  
MAL_TLP_MASK  
rwh  
0 - Error condition is unmasked.  
1 - Error condition is masked.  
Receiver Overflow mask.  
17  
16  
15  
14  
13  
RX_OVERFLOW_MASK  
UNXP_CPL_MASK  
rwh  
rwh  
rwh  
rwh  
rwh  
0 - Error condition is unmasked.  
1 - Error condition is masked.  
Unexpected Completion mask.  
0 - Error condition is unmasked.  
1 - Error condition is masked.  
Completer Abort mask.  
CPL_ABORT_MASK  
CPL_TIMEOUT_MASK  
FC_ERROR_MASK  
0 - Error condition is unmasked.  
1 - Error condition is masked.  
Completion Timeout mask.  
0 - Error condition is unmasked.  
1 - Error condition is masked.  
Flow Control error mask.  
0 - Error condition is unmasked.  
1 - Error condition is masked.  
Poisoned TLP mask.  
12  
11:6  
5
PSN_TLP_MASK  
RSVD  
rwh  
r
0 - Error condition is unmasked.  
1 - Error condition is masked.  
Reserved. Return zeros when read.  
Surprise Down error mask.  
0 - Error condition is unmasked.  
1 - Error condition is masked.  
Data Link Protocol error mask.  
0 - Error condition is unmasked.  
1 - Error condition is masked.  
Reserved. Return zeros when read.  
SD_MASK  
rwh  
4
DLL_ERROR_MASK  
rwh  
3:1  
0
RSVD  
r
r
Undefined  
This value read from this bit is undefined.  
4.3.68 Uncorrectable Error Severity Register  
The Uncorrectable Error Severity register controls the reporting of individual errors as ERR_FATAL or  
ERR_NONFATAL. When a bit is set, the corresponding error condition is identified as fatal. When a bit is  
clear, the corresponding error condition is identified as nonfatal.  
PCI register offset:  
Register type:  
10Ch  
Read Only, Read/Write  
0003 2030h  
Default value:  
BIT NUMBER  
RESET STATE  
31  
30  
29  
28  
27  
26  
25  
24  
23  
22  
21  
20  
19  
18  
17  
16  
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
0
BIT NUMBER  
RESET STATE  
15  
14  
13  
12  
11  
10  
9
8
7
6
5
4
3
2
1
0
0
0
1
0
0
0
0
0
0
0
1
1
0
0
0
0
Copyright © 2007–2010, Texas Instruments Incorporated  
XIO3130 Configuration Register Space  
123  
Submit Documentation Feedback  
Product Folder Link(s): XIO3130  
 复制成功!