XIO3130
www.ti.com
SLLS693F–MAY 2007–REVISED JANUARY 2010
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 4-84. Bit Descriptions – General Slot Info Register
BIT
FIELD NAME
SLOT_NUM
RSVD
ACCESS
DESCRIPTION
Slot number. This field is used to program the Physical Slot Number field in the Slot Capabilities
register. This field is loaded from EEPROM (if present) and reset with PERST.
15:3
2:0
rw
r
Reserved. When read, these bits return zeros.
4.3.64 Advanced Error Reporting Capabilities ID Register
This read-only register identifies the linked list item as the register for PCI Express Advanced Error
Reporting Capabilities. The register returns 0001h when read.
PCI register offset:
Register type:
100h
Read only
0001h
Default value:
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
4.3.65 Next Capability Offset/Capability Version Register
This read-only register returns the value 0000h to indicate that this extended capability block represents
the end of the linked list of extended capability structures. The least significant four bits identify the
revision of the current capability block as 1h.
PCI register offset:
Register type:
102h
Read only
0000h
Default value:
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
4.3.66 Uncorrectable Error Status Register
This register reports the status of individual errors as they occur. Software may clear these bits only by
writing a 1 to the desired location.
PCI register offset:
Register type:
104h
Read Only, Cleared by a Write of one
0000 0000h
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Copyright © 2007–2010, Texas Instruments Incorporated
XIO3130 Configuration Register Space
121
Submit Documentation Feedback
Product Folder Link(s): XIO3130
TI [ TEXAS INSTRUMENTS ]
