欢迎访问ic37.com |
会员登录 免费注册
发布采购

MSP430G2755IDA38 参数 Datasheet PDF下载

MSP430G2755IDA38图片预览
型号: MSP430G2755IDA38
PDF下载: 下载PDF文件 查看货源
内容描述: 混合信号微控制器 [MIXED SIGNAL MICROCONTROLLER]
分类和应用: 微控制器
文件页数/大小: 72 页 / 1004 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号MSP430G2755IDA38的Datasheet PDF文件第7页浏览型号MSP430G2755IDA38的Datasheet PDF文件第8页浏览型号MSP430G2755IDA38的Datasheet PDF文件第9页浏览型号MSP430G2755IDA38的Datasheet PDF文件第10页浏览型号MSP430G2755IDA38的Datasheet PDF文件第12页浏览型号MSP430G2755IDA38的Datasheet PDF文件第13页浏览型号MSP430G2755IDA38的Datasheet PDF文件第14页浏览型号MSP430G2755IDA38的Datasheet PDF文件第15页  
MSP430G2955  
MSP430G2855  
MSP430G2755  
www.ti.com  
SLAS800 MARCH 2013  
Memory Organization  
Table 8. Memory Organization  
MSP430G2755  
32kB  
MSP430G2855  
MSP430G2955  
56kB  
Memory  
Size  
Flash  
Flash  
Size  
48kB  
0xFFFF to 0xFFC0  
0xFFFF to 0x4000  
256 Byte  
Main: interrupt vector  
Main: code memory  
Information memory  
0xFFFF to 0xFFC0  
0xFFFF to 0x8000  
256 Byte  
0xFFFF to 0xFFC0  
0xFFFF to 0x2100  
256 Byte  
Flash  
Size  
0x10FF to 0x1000  
4kB  
0x10FF to 0x1000  
4kB  
0x10FF to 0x1000  
4kB  
RAM (total)  
Extended  
Mirrored  
0x20FF to 0x1100  
2KB  
0x20FF to 0x1100  
2KB  
0x20FF to 0x1100  
2KB  
Size  
Size  
0x20FF to 0x1900  
2KB  
0x20FF to 0x1900  
2KB  
0x20FF to 0x1900  
2KB  
0x18FF to 0x1100  
0x18FF to 0x1100  
0x18FF to 0x1100  
RAM (mirrored at 0x18FF to  
0x1100)  
Size  
2KB  
2KB  
2KB  
0x09FF to 0x0200  
0x01FF to 0x0100  
0x00FF to 0x0010  
0x000F to 0x0000  
0x09FF to 0x0200  
0x01FF to 0x0100  
0x00FF to 0x0010  
0x000F to 0x0000  
0x09FF to 0x0200  
0x01FF to 0x0100  
0x00FF to 0x0010  
0x000F to 0x0000  
Peripherals  
16-bit  
8-bit  
8-bit SFR  
Bootstrap Loader (BSL)  
The MSP430 BSL enables users to program the flash memory or RAM using a UART serial interface. Access to  
the MSP430 memory via the BSL is protected by user-defined password. For complete description of the  
features of the BSL and its implementation, see the MSP430 Programming Via the Bootstrap Loader User's  
Guide (SLAU319).  
Table 9. BSL Function Pins  
BSL FUNCTION  
Data transmit  
Data receive  
DA PACKAGE PINS  
32 - P1.1  
RHA PACKAGE PINS  
30 - P1.1  
10 - P2.2  
8 - P2.2  
Flash Memory  
The flash memory can be programmed via the Spy-Bi-Wire or JTAG port or in-system by the CPU. The CPU can  
perform single-byte and single-word writes to the flash memory. Features of the flash memory include:  
Flash memory has n segments of main memory and four segments of information memory (A to D) of  
64 bytes each. Each segment in main memory is 512 bytes in size.  
Segments 0 to n may be erased in one step, or each segment may be individually erased.  
Segments A to D can be erased individually or as a group with segments 0 to n. Segments A to D are also  
called information memory.  
Segment A contains calibration data. After reset segment A is protected against programming and erasing. It  
can be unlocked but care should be taken not to erase this segment if the device-specific calibration data is  
required.  
Copyright © 2013, Texas Instruments Incorporated  
Submit Documentation Feedback  
11  
Product Folder Links: MSP430G2955 MSP430G2855 MSP430G2755