MSP430G2x53
MSP430G2x13
www.ti.com
SLAS735A –APRIL 2011–REVISED MAY 2011
Table 2. Terminal Functions
TERMINAL
NO.
I/O
DESCRIPTION
NAME
PW20,
N20
PW28
RHB32
P1.0/
General-purpose digital I/O pin
TA0CLK/
ACLK/
Timer0_A, clock signal TACLK input
ACLK signal output
ADC10 analog input A0(1)
Comparator_A+, CA0 input
General-purpose digital I/O pin
2
2
3
31
I/O
I/O
A0
CA0
P1.1/
TA0.0/
Timer0_A, capture: CCI0A input, compare: Out0 output
USCI_A0 receive data input in UART mode,
USCI_A0 slave data out/master in SPI mode
ADC10 analog input A1(1)
UCA0RXD/
UCA0SOMI/
A1/
3
1
2
3
CA1
Comparator_A+, CA1 input
P1.2/
General-purpose digital I/O pin
TA0.1/
Timer0_A, capture: CCI1A input, compare: Out1 output
USCI_A0 transmit data output in UART mode,
USCI_A0 slave data in/master out in SPI mode,
ADC10 analog input A2(1)
UCA0TXD/
UCA0SIMO/
A2/
4
5
4
5
I/O
I/O
CA2
Comparator_A+, CA2 input
P1.3/
General-purpose digital I/O pin
ADC10CLK/
A3/
ADC10, conversion clock output(1)
ADC10 analog input A3(1)
(1)
VREF-/VEREF-/
CA3/
ADC10 negative reference voltage
Comparator_A+, CA3 input
CAOUT
P1.4/
Comparator_A+, output
General-purpose digital I/O pin
SMCLK signal output
SMCLK/
UCB0STE/
UCA0CLK/
A4/
USCI_B0 slave transmit enable
USCI_A0 clock input/output
ADC10 analog input A4(1)
6
6
4
I/O
VREF+/VEREF+/
CA4/
ADC10 positive reference voltage(1)
Comparator_A+, CA4 input
TCK
JTAG test clock, input terminal for device programming and test
General-purpose digital I/O pin
Timer0_A, compare: Out0 output
USCI_B0 clock input/output,
P1.5/
TA0.0/
UCB0CLK/
UCA0STE/
A5/
7
7
5
I/O
USCI_A0 slave transmit enable
ADC10 analog input A5(1)
CA5/
Comparator_A+, CA5 input
TMS
JTAG test mode select, input terminal for device programming and test
(1) MSP430G2x53 devices only
Copyright © 2011, Texas Instruments Incorporated
Submit Documentation Feedback
5