MSP430G2x53
MSP430G2x13
SLAS735A –APRIL 2011–REVISED MAY 2011
www.ti.com
Functional Block Diagram, MSP430G2x53
XIN XOUT
DVCC
DVSS
P1.x
8
P2.x
P3.x
8
8
ACLK
Port P3
8 I/O
Port P1
Port P2
Clock
System
Flash
ADC
SMCLK
RAM
8 I/O
Interrupt
capability
pullup/down pullup/down
resistors
resistors
8 I/O
Interrupt
capability
16KB
8KB
4KB
2KB
10-Bit
8 Ch.
Autoscan
1 ch DMA
512B
256B
pullup/
pulldown
resistors
MCLK
16MHz
CPU
MAB
MDB
incl. 16
Registers
USCI A0
Emulation
2BP
UART/
LIN, IrDA,
SPI
Timer0_A3 Timer1_A3
Watchdog
WDT+
Comp_A+
Brownout
Protection
3 CC
Registers
3 CC
Registers
JTAG
Interface
8 Channels
15-Bit
USCI B0
SPI, I2C
Spy-Bi-
Wire
RST/NMI
NOTE: Port P3 is available on 28-pin and 32-pin devices only.
Functional Block Diagram, MSP430G2x13
XIN XOUT
DVCC
DVSS
P1.x
8
P2.x
P3.x
8
8
ACLK
Port P3
8 I/O
Port P1
Port P2
Clock
System
Flash
SMCLK
RAM
8 I/O
Interrupt
capability
pullup/down pullup/down
resistors
resistors
8 I/O
Interrupt
capability
16KB
8KB
4KB
2KB
512B
256B
pullup/
pulldown
resistors
MCLK
16MHz
CPU
MAB
MDB
incl. 16
Registers
USCI A0
Emulation
2BP
UART/
LIN, IrDA,
SPI
Timer0_A3 Timer1_A3
Watchdog
WDT+
Comp_A+
Brownout
Protection
3 CC
Registers
3 CC
Registers
JTAG
Interface
8 Channels
15-Bit
USCI B0
SPI, I2C
Spy-Bi-
Wire
RST/NMI
NOTE: Port P3 is available on 28-pin and 32-pin devices only.
4
Submit Documentation Feedback
Copyright © 2011, Texas Instruments Incorporated
TI [ TEXAS INSTRUMENTS ]
