MSP430FR573x
MSP430FR572x
SLAS639D –JULY 2011–REVISED AUGUST 2012
www.ti.com
Port P3, P3.7, Input/Output With Schmitt Trigger
Pad Logic
P3REN.x
0 0
0 1
1 0
1 1
P3DIR.x
DVSS
DVCC
0
1
Direction
0: Input
1: Output
1
0 0
0 1
1 0
1 1
P3OUT.x
From module 1
DVSS
DVSS
P3.7/TB2.2
P3SEL0.x
P3SEL1.x
P3IN.x
Bus
Keeper
EN
D
To modules
Table 52. Port P3 (P3.7) Pin Functions
CONTROL BITS/SIGNALS
PIN NAME (P3.x)
x
FUNCTION
P3DIR.x P3SEL1.x P3SEL0.x
(1)
P3.7/TB2.2
7
P3.7 (I/O)
I: 0; O: 1
0
0
(1)
TB2.CCI2B
0
1
0
1
(1)
TB2.2
(1) Not available on all devices and package types.
82
Submit Documentation Feedback
Copyright © 2011–2012, Texas Instruments Incorporated
TI [ TEXAS INSTRUMENTS ]
