MSP430F663x
www.ti.com
SLAS566C –JUNE 2010–REVISED AUGUST 2012
PMM, SVM Low Side (continued)
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
TEST CONDITIONS
SVMLE = 1, dVCORE/dt = 10 mV/µs, SVMLFP = 1
SVMLE = 1, dVCORE/dt = 1 mV/µs, SVMLFP = 0
SVMLE = 0→1, SVMLFP = 1
MIN
TYP
2.5
MAX UNIT
tpd(SVML)
SVML propagation delay
µs
20
12.5
100
t(SVML)
SVML on/off delay time
µs
SVMLE = 0→1, SVMLFP = 0
Wake-Up From Low-Power Modes and Reset
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX UNIT
f
MCLK ≥ 4 MHz
3
6.5
PMMCOREV = SVSMLRRL = n
(where n = 0, 1, 2, or 3),
SVSLFP = 1
Wake-up time from LPM2,
LPM3, or LPM4 to active
mode(1)
tWAKE-UP-FAST
µs
1 MHz < fMCLK
4 MHz
<
4
8.0
PMMCOREV = SVSMLRRL = n
(where n = 0, 1, 2, or 3),
SVSLFP = 0
Wake-up time from LPM2,
LPM3 or LPM4 to active
mode(2)
tWAKE-UP-SLOW
150
165
µs
Wake-up time from LPM3.5 or
LPM4.5 to active mode(3)
tWAKE-UP-LPM5
tWAKE-UP-RESET
2
2
3
3
ms
ms
Wake-up time from RST or
BOR event to active mode(3)
(1) This value represents the time from the wakeup event to the first active edge of MCLK. The wakeup time depends on the performance
mode of the low-side supervisor (SVSL) and low side monitor (SVML). Fastest wakeup times are possible with SVSLand SVML in full
performance mode or disabled when operating in AM, LPM0, and LPM1. Various options are available for SVSLand SVML while
operating in LPM2, LPM3, and LPM4. See the Power Management Module and Supply Voltage Supervisor chapter in the MSP430x5xx
and MSP430x6xx Family User's Guide (SLAU208).
(2) This value represents the time from the wakeup event to the first active edge of MCLK. The wakeup time depends on the performance
mode of the low-side supervisor (SVSL) and low side monitor (SVML). In this case, the SVSLand SVML are in normal mode (low current)
mode when operating in AM, LPM0, and LPM1. Various options are available for SVSLand SVML while operating in LPM2, LPM3, and
LPM4. See the Power Management Module and Supply Voltage Supervisor chapter in the MSP430x5xx and MSP430x6xx Family User's
Guide (SLAU208).
(3) This value represents the time from the wakeup event to the reset vector execution.
Timer_A, Timers TA0, TA1, and TA2
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
TEST CONDITIONS
VCC
MIN
TYP
MAX UNIT
Internal: SMCLK, ACLK
fTA
Timer_A input clock frequency
External: TACLK
1.8 V, 3 V
20 MHz
Duty cycle = 50% ± 10%
All capture inputs,
tTA,cap
Timer_A capture timing
Minimum pulse duration required for
capture
1.8 V, 3 V
20
ns
Timer_B, Timer TB0
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
TEST CONDITIONS
VCC
MIN
TYP
MAX UNIT
Internal: SMCLK, ACLK
fTB
Timer_B input clock frequency
External: TBCLK
1.8 V, 3 V
20 MHz
Duty cycle = 50% ± 10%
All capture inputs,
tTB,cap
Timer_B capture timing
Minimum pulse duration required for
capture
1.8 V, 3 V
20
ns
Copyright © 2010–2012, Texas Instruments Incorporated
61
TI [ TEXAS INSTRUMENTS ]
