DM385, DM388
www.ti.com
SPRS821D –MARCH 2013–REVISED DECEMBER 2013
3.3.13 McASP
3.3.13.1 McASP0
Table 3-28. McASP0 Terminal Functions
SIGNAL NAME [1]
DESCRIPTION [2]
McASP0 Receive Bit Clock I/O
TYPE [3]
I/O
AAR BALL [4]
AD30
MCA[0]_ACLKR
MCA[0]_ACLKX
MCA[0]_AFSR
MCA[0]_AFSX
MCA[0]_AHCLKX
MCA[0]_AXR[0]
MCA[0]_AXR[1]
MCA[0]_AXR[2]
MCA[0]_AXR[3]
MCA[0]_AXR[4]
MCA[0]_AXR[5]
McASP0 Transmit Bit Clock I/O
I/O
AD28
AF30
AE29
AF31
AF29
AE31
AE30
AC31
AD26
AD27
McASP0 Receive Frame Sync I/O
McASP0 Transmit Frame Sync I/O
McASP0 Transmit High-Frequency Master Clock I/O
McASP0 Transmit/Receive Data I/O
McASP0 Transmit/Receive Data I/O
McASP0 Transmit/Receive Data I/O
McASP0 Transmit/Receive Data I/O
McASP0 Transmit/Receive Data I/O
McASP0 Transmit/Receive Data I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
3.3.13.2 McASP1
Table 3-29. McASP1 Terminal Functions
SIGNAL NAME [1]
DESCRIPTION [2]
McASP1 Receive Bit Clock I/O
TYPE [3]
I/O
AAR BALL [4]
MCA[1]_ACLKR
MCA[1]_ACLKX
MCA[1]_AFSR
MCA[1]_AFSX
MCA[1]_AHCLKX
MCA[1]_AXR[0]
MCA[1]_AXR[1]
AD29
AC23
AC24
AB22
AF27
Y22
McASP1 Transmit Bit Clock I/O
I/O
McASP1 Receive Frame Sync I/O
McASP1 Transmit Frame Sync I/O
McASP1 Transmit High-Frequency Master Clock I/O
McASP1 Transmit/Receive Data I/O
McASP1 Transmit/Receive Data I/O
I/O
I/O
I/O
I/O
I/O
Y21
Copyright © 2013, Texas Instruments Incorporated
Device Pins
83
Submit Documentation Feedback
Product Folder Links: DM385 DM388
TI [ TEXAS INSTRUMENTS ]
