DM385, DM388
SPRS821D –MARCH 2013–REVISED DECEMBER 2013
www.ti.com
3.3.8 GPMC
Table 3-20. GPMC Terminal Functions
SIGNAL NAME [1]
DESCRIPTION [2]
TYPE [3]
AAR BALL [4]
AK3, M8
GPMC_A[0]
GPMC_A[1]
GPMC_A[2]
GPMC_A[3]
GPMC_A[4]
GPMC_A[5]
GPMC_A[6]
GPMC_A[7]
GPMC_A[8]
GPMC_A[9]
GPMC_A[10]
GPMC_A[11]
GPMC_A[12]
GPMC_A[13]
GPMC_A[14]
GPMC_A[15]
GPMC_A[16]
GPMC_A[17]
GPMC_A[18]
GPMC_A[19]
GPMC_A[20]
GPMC_A[21]
GPMC_A[22]
GPMC_A[23]
GPMC_A[24]
GPMC_A[25]
GPMC_A[26]
GPMC_A[27]
GPMC Address 0
GPMC Address 1
GPMC Address 2
GPMC Address 3
GPMC Address 4
GPMC Address 5
GPMC Address 6
GPMC Address 7
GPMC Address 8
GPMC Address 9
GPMC Address 10
GPMC Address 11
GPMC Address 12
GPMC Address 13
GPMC Address 14
GPMC Address 15
GPMC Address 16
GPMC Address 17
GPMC Address 18
GPMC Address 19
GPMC Address 20
GPMC Address 21
GPMC Address 22
GPMC Address 23
GPMC Address 24
GPMC Address 25
GPMC Address 26
GPMC Address 27
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
AD1, AK4
AC8, AJ4
AC5, AL5
AC4, AK5
A2, AJ6
AL6, B2
AK6, C1
AJ7, C2
AK7, D5
AE4, H9
AK8, J10
AJ8, B3
AH8, L2
AG8, L4
AF8, L6
M1
M2
M3
M5
AE3, N9
AE2, N1
AE1, N2
AD2, R8
AC3, AE3, Y11
AA12, AE2, Y3
AE1, AK3, W8
AD2, AK3
GPMC_ADV_ALE
GPMC Address Valid output or Address Latch Enable
output
AA10
GPMC_BE[1]
GPMC Upper Byte Enable output
O
O
Y11
Y3
GPMC_BE[0]_CLE
GPMC Lower Byte Enable output or Command Latch
Enable output
GPMC_CLK
GPMC_CS[0]
GPMC_CS[1]
GPMC_CS[2]
GPMC_CS[3]
GPMC_CS[4]
GPMC_CS[5]
GPMC_CS[6]
GPMC_CS[7]
GPMC_D[0]
GPMC_D[1]
GPMC_D[2]
GPMC_D[3]
GPMC Clock output
O
AB9
AC9
AA12
AC3
AF2
AG6
AB9
AA10
AD2
W6
GPMC Chip Select 0
O
GPMC Chip Select 1
O
GPMC Chip Select 2
O
GPMC Chip Select 3
O
GPMC Chip Select 4
O
GPMC Chip Select 5
O
GPMC Chip Select 6
O
GPMC Chip Select 7
O
GPMC Multiplexed Data/Address I/O
GPMC Multiplexed Data/Address I/O
GPMC Multiplexed Data/Address I/O
GPMC Multiplexed Data/Address I/O
I/O
I/O
I/O
I/O
W4
W3
U2
74
Device Pins
Copyright © 2013, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: DM385 DM388