AM3359, AM3358, AM3357
AM3356, AM3354, AM3352
SPRS717F –OCTOBER 2011–REVISED APRIL 2013
www.ti.com
Table 3-6. VDD_CORE Operating Performance Points for ZCZ Package
with Device Revision Code "A" or Newer(1)
VDD_CORE
OPP
Rev "A" or
Newer
VDD_CORE
DDR3,
DDR2(2)
mDDR(2)
L3 and L4
DDR3L(2)
MIN
NOM
MAX
OPP100
1.056 V
1.100 V
1.144 V
400 MHz
-
266 MHz
125 MHz
200 MHz
90 MHz
200 MHz and
100 MHz
OPP50
0.912 V
0.950 V
0.988 V
100 MHz and
50 MHz
(1) Frequencies in this table indicate maximum performance for a given OPP condition.
(2) This parameter represents the maximum memory clock frequency. Since data is transferred on both edges of the clock, double-data rate
(DDR), the maximum data rate is two times the maximum memory clock frequency defined in this table.
Table 3-7. VDD_MPU Operating Performance Points for ZCZ Package
with Device Revision Code "A" or Newer(1)
VDD_MPU
NOM
VDD_MPU OPP
Rev "A" or Newer
ARM (A8)
MIN
MAX
Nitro
1.272 V
1.210 V
1.152 V
1.056 V
1.056 V
0.912 V
1.325 V
1.260 V
1.200 V
1.100 V
1.100 V
0.950 V
1.378 V
1.326 V
1.248 V
1.144 V
1.144 V
0.988 V
1 GHz
Turbo
800 MHz
720 MHz
600 MHz
300 MHz
300 MHz
OPP120
OPP100(2)
OPP100(3)
OPP50
(1) Frequencies in this table indicate maximum performance for a given OPP condition.
(2) Applies to all orderable AM335__ZCZ_60 (600 MHz speed grade) or higher devices.
(3) Applies to all orderable AM335__ZCZ_30 (300 MHz speed grade) devices.
Table 3-8. Valid Combinations of VDD_CORE and
VDD_MPU Operating Performance Points for ZCZ
Package with Device Revision Code "A" or Newer
VDD_CORE
OPP50
VDD_MPU
OPP50
OPP100
OPP50
OPP100
OPP120
Turbo
OPP50
OPP100
OPP100
OPP100
OPP100
OPP100
Nitro
84
Device Operating Conditions
Copyright © 2011–2013, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM3359 AM3358 AM3357 AM3356 AM3354 AM3352
TI [ TEXAS INSTRUMENTS ]
