欢迎访问ic37.com |
会员登录 免费注册
发布采购

AM3352BZCZD80 参数 Datasheet PDF下载

AM3352BZCZD80图片预览
型号: AM3352BZCZD80
PDF下载: 下载PDF文件 查看货源
内容描述: 的Sitara AM335x ARM Cortex-A8的微处理器(MPU ) [Sitara AM335x ARM Cortex-A8 Microprocessors (MPUs)]
分类和应用: 微控制器和处理器外围集成电路微处理器时钟
文件页数/大小: 236 页 / 2887 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号AM3352BZCZD80的Datasheet PDF文件第76页浏览型号AM3352BZCZD80的Datasheet PDF文件第77页浏览型号AM3352BZCZD80的Datasheet PDF文件第78页浏览型号AM3352BZCZD80的Datasheet PDF文件第79页浏览型号AM3352BZCZD80的Datasheet PDF文件第81页浏览型号AM3352BZCZD80的Datasheet PDF文件第82页浏览型号AM3352BZCZD80的Datasheet PDF文件第83页浏览型号AM3352BZCZD80的Datasheet PDF文件第84页  
AM3359, AM3358, AM3357  
AM3356, AM3354, AM3352  
SPRS717F OCTOBER 2011REVISED APRIL 2013  
www.ti.com  
3 Device Operating Conditions  
3.1 Absolute Maximum Ratings  
Table 3-1. Absolute Maximum Ratings Over Junction Temperature Range (Unless Otherwise Noted)(1)(2)  
PARAMETER  
MIN  
-0.5  
-0.5  
-0.5  
-0.5  
-0.5  
-0.5  
-0.5  
-0.5  
-0.5  
-0.5  
-0.5  
-0.5  
-0.5  
-0.5  
-0.5  
-0.5  
-0.5  
-0.5  
-0.5  
-0.5  
-0.5  
-0.5  
-0.5  
-0.5  
-0.5  
-0.5  
-0.3  
MAX UNIT  
VDD_MPU(3)  
Supply voltage for the MPU core domain  
Supply voltage range for the core domain  
Supply voltage range for the RTC core domain  
Supply voltage range for the FUSE ROM domain  
Supply voltage range for the RTC domain  
Supply voltage range for the System oscillator  
Supply voltage range for the Core SRAM LDOs  
Supply voltage range for the MPU SRAM LDOs  
Supply voltage range for the DPLL DDR  
1.5  
1.5  
1.5  
2.2  
2.1  
2.1  
2.1  
2.1  
2.1  
2.1  
2.1  
2.1  
2.1  
2.1  
2.1  
2.1  
3.8  
3.8  
3.8  
3.8  
3.8  
3.8  
4
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
VDD_CORE  
CAP_VDD_RTC(4)  
VPP(5)  
VDDS_RTC  
VDDS_OSC  
VDDS_SRAM_CORE_BG  
VDDS_SRAM_MPU_BB  
VDDS_PLL_DDR  
VDDS_PLL_CORE_LCD  
VDDS_PLL_MPU  
VDDS_DDR  
Supply voltage range for the DPLL Core and LCD  
Supply voltage range for the DPLL MPU  
Supply voltage range for the DDR IO domain  
Supply voltage range for all dual-voltage IO domains  
Supply voltage range for USBPHY  
VDDS  
VDDA1P8V_USB0  
VDDA1P8V_USB1(6)  
VDDA_ADC  
Supply voltage range for USBPHY  
Supply voltage range for ADC  
VDDSHV1  
VDDSHV2(6)  
VDDSHV3(6)  
Supply voltage range for the dual-voltage IO domain  
Supply voltage range for the dual-voltage IO domain  
Supply voltage range for the dual-voltage IO domain  
Supply voltage range for the dual-voltage IO domain  
Supply voltage range for the dual-voltage IO domain  
Supply voltage range for the dual-voltage IO domain  
Supply voltage range for USBPHY  
VDDSHV4  
VDDSHV5  
VDDSHV6  
VDDA3P3V_USB0  
VDDA3P3V_USB1(6)  
USB0_VBUS(7)  
USB1_VBUS(6)(7)  
DDR_VREF  
Supply voltage range for USBPHY  
4
Supply voltage range for USB VBUS comparator input  
Supply voltage range for USB VBUS comparator input  
5.25  
5.25  
1.1  
Supply voltage range for the DDR SSTL and HSTL  
reference voltage  
Steady State Max. Voltage  
at all IO pins(8)  
-0.5V to IO supply voltage + 0.3 V  
USB0_ID(9)  
USB1_ID(6)(9)  
Steady state maximum voltage range for the USB ID input  
Steady state maximum voltage range for the USB ID input  
-0.5  
-0.5  
2.1  
2.1  
V
V
Transient Overshoot and  
Undershoot specification at  
IO terminal  
25% of corresponding IO supply  
voltage for up to 30% of signal period  
Storage temperature range,  
Tstg  
-55 155  
°C  
(10)  
ESD-HBM (Human Body Model)(11)  
ESD-CDM (Charged-Device Model)(12)  
Class II (105°C)  
±2000  
±500  
45  
Electrostatic Discharge  
(ESD) Performance  
V
Latch-up Performance(13)  
mA  
(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings  
only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating  
conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.  
(2) All voltage values are with respect to their associated VSS or VSSA_x.  
(3) Not available on the ZCE package. VDD_MPU is merged with VDD_CORE on the ZCE package.  
(4) This supply is sourced from an internal LDO when RTC_KALDO_ENn is low. If RTC_KALDO_ENn is high, this supply must be sourced  
80  
Device Operating Conditions  
Copyright © 2011–2013, Texas Instruments Incorporated  
Submit Documentation Feedback  
Product Folder Links: AM3359 AM3358 AM3357 AM3356 AM3354 AM3352  
 
 
 
 
 
 
 复制成功!