欢迎访问ic37.com |
会员登录 免费注册
发布采购

AM3352BZCZD80 参数 Datasheet PDF下载

AM3352BZCZD80图片预览
型号: AM3352BZCZD80
PDF下载: 下载PDF文件 查看货源
内容描述: 的Sitara AM335x ARM Cortex-A8的微处理器(MPU ) [Sitara AM335x ARM Cortex-A8 Microprocessors (MPUs)]
分类和应用: 微控制器和处理器外围集成电路微处理器时钟
文件页数/大小: 236 页 / 2887 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号AM3352BZCZD80的Datasheet PDF文件第108页浏览型号AM3352BZCZD80的Datasheet PDF文件第109页浏览型号AM3352BZCZD80的Datasheet PDF文件第110页浏览型号AM3352BZCZD80的Datasheet PDF文件第111页浏览型号AM3352BZCZD80的Datasheet PDF文件第113页浏览型号AM3352BZCZD80的Datasheet PDF文件第114页浏览型号AM3352BZCZD80的Datasheet PDF文件第115页浏览型号AM3352BZCZD80的Datasheet PDF文件第116页  
AM3359, AM3358, AM3357  
AM3356, AM3354, AM3352  
SPRS717F OCTOBER 2011REVISED APRIL 2013  
www.ti.com  
4.2.2.4 OSC1 LVCMOS Digital Clock Source  
Figure 4-14 shows the recommended oscillator connections when OSC1 of the ZCE package is connected  
to an LVCMOS square-wave digital clock source and Figure 4-15 shows the recommended oscillator  
connections when OSC1 of the ZCZ package is connected to an LVCMOS square-wave digital clock  
source. The LVCMOS clock source is connected to the RTC_XTALIN terminal. In this mode of operation,  
the RTC_XTALOUT terminal should not be used to source any external components. The printed circuit  
board design should provide a mechanism to disconnect the RTC_XTALOUT terminal from any external  
components or signal traces that may couple noise into OSC1 via the RTC_XTALOUT terminal.  
The RTC_XTALIN terminal has a 10 - 40 kΩ internal pull-up resistor which is enabled when OSC1 is  
disabled. This internal resistor prevents the RTC_XTALIN terminal from floating to an invalid logic level  
which may increase leakage current through the oscillator input buffer.  
AM335x  
(ZCE Package)  
RTC_XTALIN  
RTC_XTALOUT  
VDDS_RTC  
LVCMOS  
Digital  
Clock  
N/C  
Source  
Figure 4-14. OSC1 (ZCE Package) LVCMOS Circuit Schematic  
AM335x  
(ZCZ Package)  
RTC_XTALIN  
VSS_RTC  
RTC_XTALOUT  
VDDS_RTC  
LVCMOS  
Digital  
Clock  
N/C  
Source  
Figure 4-15. OSC1 (ZCZ Package) LVCMOS Circuit Schematic  
Table 4-7. OSC1 LVCMOS Reference Clock Requirements  
NAME  
DESCRIPTION  
MIN  
TYP  
MAX  
UNIT  
MHz  
ppm  
f(RTC_XTALIN)  
Frequency, LVCMOS reference clock  
32.768  
Frequency, LVCMOS reference clock  
stability and tolerance(1)  
Maximum RTC error =  
10.512 minutes/year  
-20  
-50  
20  
50  
Maximum RTC error = 26.28  
minutes/year  
ppm  
tdc(RTC_XTALIN)  
tjpp(RTC_XTALIN)  
tR(RTC_XTALIN)  
tF(RTC_XTALIN)  
Duty cycle, LVCMOS reference clock period  
45  
-1  
55  
1
%
%
Jitter peak-to-peak, LVCMOS reference clock period  
Time, LVCMOS reference clock rise  
5
ns  
ns  
Time, LVCMOS reference clock fall  
5
(1) Initial accuracy, temperature drift, and aging effects should be combined when evaluating a reference clock for this requirement.  
112  
Power and Clocking  
Copyright © 2011–2013, Texas Instruments Incorporated  
Submit Documentation Feedback  
Product Folder Links: AM3359 AM3358 AM3357 AM3356 AM3354 AM3352  
 
 
 复制成功!