ꢀ ꢁ ꢂꢃ ꢄꢅꢆ ꢂ ꢇ ꢈ ꢀ ꢁ ꢂꢃ ꢄꢅ ꢆ ꢂꢉ
ꢄ ꢊꢋꢌꢅ ꢊꢄꢍꢀ ꢎꢏ ꢐꢉ ꢎ ꢐꢌꢑ ꢒꢏ ꢏ ꢓ ꢔ ꢕꢀꢓ ꢖꢕ ꢒꢄ ꢏ ꢓꢉ ꢗꢗ ꢏꢖ ꢏꢘꢍ ꢉꢀ ꢄ ꢄ ꢉꢘꢏ ꢖꢏꢇ ꢏꢉꢅ ꢏꢖ
SLLS202E − MAY 1995 − REVISED JUNE 2005
FUNCTION TABLE
(each receiver)
ENABLES
DIFFERENTIAL
INPUT
OUTPUT
G
G
H
X
X
L
H
H
V
ID
≥ 0.2 V
H
X
X
L
?
?
−0.2 V < V < 0.2 V
ID
H
X
X
L
L
L
V
ID
≤ −0.2 V
Open, shorted, or
H
X
X
L
H
H
†
terminated
X
L
H
Z
H = high level, L = low level, X = irrelevant,
Z = high impedance (off), ? = indeterminate
†
See application information attached.
‡
logic symbol
logic diagram (positive logic)
4
G
12
4
≥ 1
G
G
G
EN
12
2
1A
3
5
1Y
2Y
3Y
4Y
1
2
1
1B
1A
1B
3
5
1Y
6
2A
6
2A
2B
3A
2Y
3Y
4Y
7
10
7
2B
11
13
9
14
3B
4A
10
3A
11
13
15
9
3B
4B
‡
This symbol is in accordance with ANSI/IEEE Std 91-1984
and IEC Publication 617-12.
14
4A
15
4B
2
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265