ADS131M04-Q1
ZHCSOL7A –MARCH 2022 –REVISED AUGUST 2022
www.ti.com.cn
9.1.3 Minimum Interface Connections
图 9-2 depicts how the ADS131M04-Q1 can be configured for the minimum number of interface pins. This
configuration is useful when using data isolation to minimize the number of isolation channels required or when
the microcontroller (MCU) pins are limited.
The CLKIN pin requires an LVCMOS clock that can be either generated by the MCU or created using a local
LVCMOS output device. Tie the SYNC/RESET pin to DVDD in hardware if unused. The DRDY pin can be left
floating if unused. Connect either SYNC/RESET or DRDY to the MCU to ensure the MCU stays synchronized to
ADC conversions. If the MCU provides CLKIN, the CLKIN periods can be counted to determine the sample
period rather than forcing synchronization using the SYNC/RESET pin or monitoring the DRDY pin.
Synchronization cannot be regained if a bit error occurs on the clock and samples can be missed if the SYNC/
RESET or DRDY pins are not used. CS can be tied low in hardware if the ADS131M04-Q1 is the only device on
the SPI bus. Ensure the data input and output CRC are enabled and are used to guard against faulty register
reads and writes if CS is tied low permanently.
Local
Oscillator
DVDD
OR
CLKIN
SYNC/RESET
DRDY
CLKOUT
GPIO
GPIO
CS
OR
Device
MCU
CS
SCLK
DIN
OR
SCLK
MOSI
MISO
DOUT
DGND
图9-2. Minimum Connections Required to Operate the ADS131M04-Q1
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
77
Product Folder Links: ADS131M04-Q1
TI [ TEXAS INSTRUMENTS ]
