欢迎访问ic37.com |
会员登录 免费注册
发布采购

THCV231-Q 参数 Datasheet PDF下载

THCV231-Q图片预览
型号: THCV231-Q
PDF下载: 下载PDF文件 查看货源
内容描述: [SerDes transmitter and receiver with bi-directional transceiver]
分类和应用:
文件页数/大小: 58 页 / 1447 K
品牌: THINE [ THINE ELECTRONICS, INC. ]
 浏览型号THCV231-Q的Datasheet PDF文件第20页浏览型号THCV231-Q的Datasheet PDF文件第21页浏览型号THCV231-Q的Datasheet PDF文件第22页浏览型号THCV231-Q的Datasheet PDF文件第23页浏览型号THCV231-Q的Datasheet PDF文件第25页浏览型号THCV231-Q的Datasheet PDF文件第26页浏览型号THCV231-Q的Datasheet PDF文件第27页浏览型号THCV231-Q的Datasheet PDF文件第28页  
THCV231-Q_THCV236-Q_Rev.2.60_E  
Read/Write access to remote side 2-wire serial slave devices connected to Sub-Link Slave Device  
HOST MPU can access to remote side 2-wire serial slave register via Sub-Link Master and Sub-Link Slave by  
Sub-Link Master register settings. Sub-Link Slave has 2-wire serial master block. Up to 8 devices are connectable  
to 2-wire serial master of Sub-Link Slave device.  
Figure 12. Host to 2-wire serial Slave devices connected to Sub-Link Slave device access configuration  
Table 22. Remote side 2-wire serial slave register Write Procedure for 8bit register address  
Step  
Description  
R/W  
Address  
Set slave address of remote side 2-wire serial slave device (Low-order 7bits),  
and enable this address (High-order 1bit).  
1
W
0x04-0x0B  
2
3
Write 1 or 0 and clear(auto clear) access status register (2WIRE_ACS_END_INT).  
Set the data for remote side 2-wire serial slave to write (Max 16byte).  
Set slave address of access target 2-wire serial slave (choose the value set in 0x04-  
0x0B[6:0]), and set 0 to 0x20 bit7.  
W
W
0x02 bit7  
0x10-0x1F  
4
W
0x20  
Set the byte number written to remote side 2-wire serial slave (Max 16byte).  
(Byte number = register value + 1)  
5
6
7
W
W
W
0x21  
0x23  
Set the start address of remote side 2-wire serial slave register to write.  
Write 1 to WR_START_8B. (Start write access to remote side 2-wire serial slave  
register)  
0x25 (*1)  
8
2-wire serial slave of Sub-Link Master perform clock stretching until remote side 2-  
wire serial slave register access is completed.  
-
-
-
-
(*2)  
8
When write access is completed, 2WIRE_ACS_END_INT register value become 1  
and interrupt occurs (INT=H L).  
(*3)  
9
If wire access was normally ended, read value should be “0x1”.  
Repeat from step2 to step9 if needed.  
R
-
0x02  
-
10  
*1 It’s Prohibit that HOST MPU start access to Sub-Link Slave or remote 2-wire serial slave before the previous access to  
Sub-Link Slave or remote side 2-wire serial slave is completed.  
*2 When 2WIRE_MODE = 00 (Clock Stretching Mode)  
*3 When 2WIRE_MODE = 01 (No Clock Stretching Mode)  
Copyright©2017 THine Electronics, Inc.  
THine Electronics, Inc.  
24/58  
Security E  
 复制成功!