欢迎访问ic37.com |
会员登录 免费注册
发布采购

78P2352 参数 Datasheet PDF下载

78P2352图片预览
型号: 78P2352
PDF下载: 下载PDF文件 查看货源
内容描述: 双通道OC - 3 / STM1 - E / E4 LIU [Dual Channel OC-3/ STM1-E/ E4 LIU]
分类和应用:
文件页数/大小: 42 页 / 754 K
品牌: TERIDIAN [ TERIDIAN SEMICONDUCTOR CORPORATION ]
 浏览型号78P2352的Datasheet PDF文件第11页浏览型号78P2352的Datasheet PDF文件第12页浏览型号78P2352的Datasheet PDF文件第13页浏览型号78P2352的Datasheet PDF文件第14页浏览型号78P2352的Datasheet PDF文件第16页浏览型号78P2352的Datasheet PDF文件第17页浏览型号78P2352的Datasheet PDF文件第18页浏览型号78P2352的Datasheet PDF文件第19页  
78P2352  
Dual Channel  
OC-3/ STM1-E/ E4 LIU  
REGISTER DESCRIPTION (continued)  
ADDRESS N-5: STATUS MONITOR REGISTER  
DFLT  
BIT  
NAME  
TYPE  
DESCRIPTION  
VALUE  
7:5  
--  
R/C  
XXX  
Reserved.  
Receive Loss of Signal Indication:  
0: Normal operation  
4
3
RXLOS  
RXLOL  
R/C  
R/C  
X
X
1: Loss of signal condition detected  
Receive Loss of Lock Indication:  
This status bit is only defined during a valid input signal at RxP/N or  
when RXLOS=0  
0: Normal operation  
1: Recovered receive clock frequency differs from the reference by  
more than +/- 100ppm.  
2
1
--  
R/C  
R/C  
X
X
Unused  
Transmit Loss of Lock Indication:  
This status bit is only defined and valid when using one of the serial  
transmit modes utilizing the Tx CDR.  
TXLOL  
0: Valid transmit input signal detected at SIxDP/N  
1: No valid signal detected at SIxDP/N  
Transmit FIFO Error Indication:  
This bit is set whenever the internal FERR signal is asserted, indicating  
that the FIFO is operating at its depth limit. It is reset to 0 when the  
FRST pin is asserted.  
0
FERR  
R/C  
X
0: Normal operation  
1: Transmit FIFO phase error  
ADDRESS N-6, N-7: RESERVED  
DFLT  
BIT  
NAME  
TYPE  
DESCRIPTION  
VALUE  
7:0  
RSVD  
R/O  
0
Reserved for test.  
Page: 15 of 42  
2006 Teridian Semiconductor Corporation  
Rev. 2.4  
 复制成功!