欢迎访问ic37.com |
会员登录 免费注册
发布采购

73S8010C 参数 Datasheet PDF下载

73S8010C图片预览
型号: 73S8010C
PDF下载: 下载PDF文件 查看货源
内容描述: 智能卡接口 [Smart Card Interface]
分类和应用:
文件页数/大小: 27 页 / 334 K
品牌: TERIDIAN [ TERIDIAN SEMICONDUCTOR CORPORATION ]
 浏览型号73S8010C的Datasheet PDF文件第4页浏览型号73S8010C的Datasheet PDF文件第5页浏览型号73S8010C的Datasheet PDF文件第6页浏览型号73S8010C的Datasheet PDF文件第7页浏览型号73S8010C的Datasheet PDF文件第9页浏览型号73S8010C的Datasheet PDF文件第10页浏览型号73S8010C的Datasheet PDF文件第11页浏览型号73S8010C的Datasheet PDF文件第12页  
73S8010C Data Sheet
DS_8010C_024
ACK bit is sent to the master by the device. The master should send the STOP condition after receiving
the ACK bit.
SDA
MSB
SCL
1-7
LSB
8
9
MSB
1-8
LSB
9
START
condition
ADDRESS bits
R/W bit
ACK bit
DATA bits
ACK bit
STOP
condition
Figure 2: I
2
C Bus Write Protocol
2.2
Host Interface Status
Table 3: Host Status Register
Name
PRES
PRESL
I/O
SUPL
PROT
MUTE
EARLY
ACTIVE
Bit
0
1
2
3
4
5
6
7
Description
Set when the card is present; reset when the card is not present.
Set when the PRES pin changes state (rising/falling edge); reset when the status
register is read. Generates an interrupt when set
Set when I/O is high; reset when I/O is low.
Set when a voltage fault is detected; reset when the status register is read.
Generates an interrupt when set.
Set when an over-current or over-heating fault has occurred during a card session;
reset when the status register is read. Generates an interrupt when set.
Set during ATR when the card has not answered during the ISO 7816-3 time
window (40000 card clock cycles); reset when the next session begins or this
register is read.
Set during ATR when the card has answered before 400 card clock cycles; reset
when the next session begins or this register is read.
Set when the card is active (V
CC
is on); reset when the card is inactive.
I
2
C-bus Read from the Status Register:
The I
2
C-bus Read Command from the Status Register follows the format shown in
After the START condition, the master sends a slave address. This address is seven bits long followed
by an eighth bit, which is the opcode bit (R/W). A ‘one’ indicates the master will read data from the status
register. After the R/W bit, the ’zero’ ACK bit is sent to the master by the device. The device now starts
sending the 8-bit status register data to the control register during the DATA bits time. After the DATA
bits, the ‘one’ ACK bit is sent to the device by the master. The master should send the STOP condition
after receiving the ACK bit.
8
Rev. 1.5