FDS 6531/6532 005
Data Sheet 71M6531D/F-71M6532D/F
Table 58: CECONFIG Bit Definitions
CECONFG
Name
Default
Description
Sets the sag control of phase B.
[bit]
[19]
[18]
SAG_MASK1
SAG_MASK0
0
0
Sets the sag control of phase A.
If more than one sag mask is set, a sag interrupt will only be
generated when all phases enabled for the interrupt sag.
When set, enables the sag interrupt to be output on the
YPULSE/DIO9 pin.
[17]
[16]
SAG_INT
0
0
When set, enables the control of GAIN_ADJ by the MPU.
When 0, enables the control of GAIN_ADJ by the CE.
EXT_TEMP
The number of consecutive voltage samples below SAG_THR
before a sag alarm is declared. The maximum value is 255.
SAG_THR is at address 0x24.
80
(0x50)
[15:8]
[7]
SAG_CNT
FREQSEL1
FREQSEL0
The combination of FREQSEL1 and FREQSEL0 selects the phase
to be used for the frequency monitor, the phase-to-phase lag
calculation, the zero-crossing counter MAINEDGE_X and the
F0 bit (CESTATUS[28]).
0
0
FREQSEL1/FREQSEL0 = 0/0: Phase A
[6]
FREQSEL1/FREQSEL0 = 0/1: Phase B
When zero, causes the pulse generators to respond to internal
data (PULSE0 = WSUM_X, PULSE1 = VARSUM_X., PULSE2 =
VASUM_X). Otherwise, the generators respond to values the
MPU places in APULSEW and APULSER.
[5]
[4]
EXT_PULSE
1
0
–
Unused.
When 1, the current gain of channel B is increased by 8. The
gain factor controlled by In_SHUNT is referred to as In_8
throughout this document.
[3]
[2]
IB_SHUNT
IA_SHUNT
0
0
When 1, the current gain of channel A is increased by 8.
When PULSE_FAST = 1, the pulse generator input is increased
16x. When PULSE_SLOW = 1, the pulse generator input is
reduced by a factor of 64. These two bits control the pulse
gain factor X (see table below). Default is 0 for both (X = 6).
[1]
[0]
PULSE_FAST
0
PULSE_SLOW PULSE_FAST
X
0
0
1
1
0
1
0
1
1.5 * 22 = 6
1.5 * 26 = 96
1.5 * 2-4 = 0.09375
Do not use
PULSE_SLOW 0
Table 59: Sag Threshold Control
Default Description
CE
Address
Name
The threshold for sag warnings. The default value is
0x24
SAG_THR
443000 equivalent to 80 V RMS if VMAX = 600 V. The LSB value
is VMAX * 4.255*10-7 V (peak).
Table 60: Gain Adjust Control
CE
Address
Name
Default
Description
This register scales all voltage and current channels. The
default value is equivalent unity gain (1.000).
0x40
GAIN_ADJ
16384
v1.3
© 2005-2010 TERIDIAN Semiconductor Corporation
91
TERIDIAN [ TERIDIAN SEMICONDUCTOR CORPORATION ]
