71M6533/71M6534 Data Sheet
FDS_6533_6534_004
SERIAL READ
DATA[ADDR]
8 bit CMD
16 bit Address
DATA[ADDR+1]
PCSZ
Extended Read . . .
0
7
8
23
A0
24
31
32
39
PSCK
(From Host) PSDI
(From 653X) PSDO
x
C7
C6
C5
C0 A15 A14
HI Z
A1
x
D7
D6
D1
D0
D7
D6
D1
D0
SERIAL WRITE
DATA[ADDR]
8 bit CMD
16 bit Address
DATA[ADDR+1]
PCSZ
PSCK
Extended Write . . .
32
0
7
8
23
24
31
39
(From Host) PSDI
(From 653X) PSDO
x
x
C7
C6
C5
C0 A15 A14
A1
A0
D7
D6
D1
D0
D7
D6
D1
D0
HI Z
Figure 15: SPI Slave Port: Typical Read and Write operations
Table 43: SPI Command Description
Command
Description
11xx xxxx ADDR Byte0 ... ByteN Read data starting at ADDR. The ADDR will auto-increment until PCSZ
is raised. Upon completion:
SP__CMD=11xx xxxx, SP_ADDR=ADDR+N+1.
No MPU interrupt is generated if the command is 1100 0000. Other-
wise, an SPI interrupt is generated.
10xx xxxx ADDR Byte0 ... ByteN Write data starting at ADDR. The ADDR will auto-increment until PCSZ
is raised. Upon completion:
SP_CMD=10xx xxxx, SP_ADDR=ADDR+N+1.
No MPU interrupt is generated if the command is 1000 0000. Other-
wise, an SPI interrupt is generated.
Possible applications for the SPI interface are:
1) An external host reads data from CE locations to obtain metering information. This can be used
in applications where the 71M6533 or 71M6534 function as a smart front-end with preprocessing
capability. Since the addresses are in 16-bit format, any type of XRAM data can be accessed:
CE, MPU, I/O RAM, but not SFRs or the 80515-internal register bank.
2) A communication link can be established via the SPI interface: By writing into MPU memory loca-
tions, the external host can initiate and control processes in the 71M6533/71M6534 MPU. Writ-
ing to a CE or MPU location normally generates an interrupt, a function that can be used to signal
to the MPU that the byte that had just been written by the external host must be read and
processed. Data can also be inserted by the external host without generating an interrupt.
3) An external DSP can access front-end data generated by the ADC. This mode of operation uses
the 71M6533 or 71M6534 as an analog front-end (AFE).
50
© 2007-2009 TERIDIAN Semiconductor Corporation
v1.1
TERIDIAN [ TERIDIAN SEMICONDUCTOR CORPORATION ]
