TSC80251G2D
Signal
Name
Alternate
Function
Type
Description
P1.0:7
I/O
Port 1
P1 is an 8-bit bidirectional I/O port with internal pull-ups. P1 provides interrupt capability
for a keyboard interface.
P2.0:7
P3.0:7
I/O
I/O
I
Port 2
P2 is an 8-bit bidirectional I/O port with internal pull-ups.
A15:8
Port 3
P3 is an 8-bit bidirectional I/O port with internal pull-ups.
PROG#
Programming Pulse input
The programming pulse is applied to this input for programming the on-chip EPROM/
OTPROM.
PSEN#
RD#
O
O
I
Program Store Enable/Read signal output
PSEN# is asserted for a memory address range that depends on bits RD0 and RD1 in
UCONFIG0 byte (see Table 13, Page 15).
th
Read or 17 Address Bit (A16)
P3.7
Read signal output to external data memory depending on the values of bits RD0 and RD1
in UCONFIG0 byte (see Table 13, Page 15).
RST
Reset input to the chip
Holding this pin high for 64 oscillator periods while the oscillator is running resets the device.
The Port pins are driven to their reset conditions when a voltage greater than V
whether or not the oscillator is running.
is applied,
IH1
This pin has an internal pull-down resistor which allows the device to be reset by connecting
a capacitor between this pin and VDD.
Asserting RST when the chip is in Idle mode or Power-Down mode returns the chip to normal
operation.
RXD
SCL
SCK
I/O
I/O
I/O
Receive Serial Data
P3.0
P1.6
P1.6
RXD sends and receives data in serial I/O mode 0 and receives data in serial I/O modes 1,
2 and 3.
2
I C Serial Clock
2
When I C controller is in master mode, SCL outputs the serial clock to slave peripherals.
2
When I C controller is in slave mode, SCL receives clock from the master controller.
SPI Serial Clock
When SPI is in master mode, SCK outputs clock to the slave peripheral. When SPI is in
slave mode, SCK receives clock from the master controller.
2
SDA
SS#
T1:0
T2
I/O
I
I C Serial Data
P1.7
P1.4
2
SDA is the bidirectional I C data line.
SPI Slave Select Input
When in Slave mode, SS# enables the slave mode.
I/O
I/O
Timer 1:0 External Clock Inputs
When timer 1:0 operates as a counter, a falling edge on the T1:0 pin increments the count.
Timer 2 Clock Input/Output
P1.0
P1.1
For the timer 2 capture mode, T2 is the external clock input. For the Timer 2 clock-out mode,
T2 is the clock output.
T2EX
TXD
I
Timer 2 External Input
In timer 2 capture mode, a falling edge initiates a capture of the timer 2 registers. In auto-
reload mode, a falling edge causes the timer 2 register to be reloaded. In the up-down counter
mode, this signal determines the count direction: 1= up, 0= down.
O
Transmit Serial Data
P3.1
TXD outputs the shift clock in serial I/O mode 0 and transmits data in serial I/O modes 1,
2 and 3.
VDD
VPP
PWR
I
Digital Supply Voltage
Connect this pin to +5V or +3V supply voltage.
Programming Supply Voltage
The programming supply voltage is applied to this input for programming the on-chip EPROM/
OTPROM.
Rev. A - May 7, 1999
7
TEMIC [ TEMIC SEMICONDUCTORS ]
