欢迎访问ic37.com |
会员登录 免费注册
发布采购

AF280C154-36D 参数 Datasheet PDF下载

AF280C154-36D图片预览
型号: AF280C154-36D
PDF下载: 下载PDF文件 查看货源
内容描述: [暂无描述]
分类和应用: 微控制器和处理器外围集成电路异步传输模式ATM时钟
文件页数/大小: 24 页 / 242 K
品牌: TEMIC [ TEMIC SEMICONDUCTORS ]
 浏览型号AF280C154-36D的Datasheet PDF文件第15页浏览型号AF280C154-36D的Datasheet PDF文件第16页浏览型号AF280C154-36D的Datasheet PDF文件第17页浏览型号AF280C154-36D的Datasheet PDF文件第18页浏览型号AF280C154-36D的Datasheet PDF文件第20页浏览型号AF280C154-36D的Datasheet PDF文件第21页浏览型号AF280C154-36D的Datasheet PDF文件第22页浏览型号AF280C154-36D的Datasheet PDF文件第23页  
80C154/83C154  
Explanation of the AC Symbol  
Each timing symbol has 5 characters. The first character Example :  
is always a “T” (stands for time). The other characters,  
TAVLL = Time for Address Valid to ALE low.  
TLLPL = Time for ALE low to PSEN low.  
depending on their positions, stand for the name of a  
signal or the logical status of that signal. The following  
is a list of all the characters and what they stand for.  
A : Address.  
C : Clock.  
D : Input data.  
Q : Output data.  
R : READ signal.  
T : Time.  
H : Logic level HIGH  
I : Instruction (program memory contents).  
L : Logic level LOW, or ALE.  
P : PSEN.  
V : Valid.  
W : WRITE signal.  
X : No longer a valid logic level.  
Z : Float.  
AC Parameters  
TA = 0 to + 70°C ; Vss = 0 V ; Vcc = 5 V ± 10 % ; F = 0 to 36 MHz  
TA = –55° + 125°C ; Vss = 0 V ; 2.7 V < Vcc < 5.5 V ; F = 0 to 16 MHz  
TA = –55° + 125°C ; Vss = 0 V ; Vcc = 5 V ± 10 % ; F = 0 to 36 MHz  
(Load Capacitance for PORT 0, ALE and PSEN = 100 pF ; Load Capacitance for all other outputs = 80 pF)  
External Program Memory Characteristics  
16 MHz  
20 MHz  
25 MHz  
30 MHz  
36 MHz  
SYMBOL  
TLHLL  
TAVLL  
TLLAX  
TLLIV  
TLLPL  
TPLPH  
TPLIV  
PARAMETER  
MIN MAX MIN MAX MIN MAX MIN MAX MIN MAX  
ALE Pulse Width  
110  
40  
90  
30  
35  
70  
20  
35  
60  
15  
35  
50  
10  
35  
Address valid to ALE  
Address Hold After ALE  
ALE to valid instr in  
35  
185  
170  
130  
100  
80  
ALE to PSEN  
45  
40  
30  
25  
80  
20  
75  
PSEN pulse Width  
165  
130  
100  
PSEN to valid instr in  
Input instr Hold After PSEN  
Input instr Float After PSEN  
PSEN to Address Valid  
Address to Valid instr in  
PSEN low to Address Float  
125  
50  
110  
45  
85  
35  
65  
30  
50  
25  
TPXIX  
TPXIZ  
0
0
0
0
0
TPXAV  
TAVIV  
TPLAZ  
55  
50  
40  
35  
30  
230  
10  
210  
10  
170  
8
130  
6
90  
5
External Program Memory Read Cycle  
TAVIV  
MATRA MHS  
19  
Rev.F (14 Jan. 97)  
 复制成功!