欢迎访问ic37.com |
会员登录 免费注册
发布采购

AF280C154-36D 参数 Datasheet PDF下载

AF280C154-36D图片预览
型号: AF280C154-36D
PDF下载: 下载PDF文件 查看货源
内容描述: [暂无描述]
分类和应用: 微控制器和处理器外围集成电路异步传输模式ATM时钟
文件页数/大小: 24 页 / 242 K
品牌: TEMIC [ TEMIC SEMICONDUCTORS ]
 浏览型号AF280C154-36D的Datasheet PDF文件第13页浏览型号AF280C154-36D的Datasheet PDF文件第14页浏览型号AF280C154-36D的Datasheet PDF文件第15页浏览型号AF280C154-36D的Datasheet PDF文件第16页浏览型号AF280C154-36D的Datasheet PDF文件第18页浏览型号AF280C154-36D的Datasheet PDF文件第19页浏览型号AF280C154-36D的Datasheet PDF文件第20页浏览型号AF280C154-36D的Datasheet PDF文件第21页  
80C154/83C154  
* Notice  
Absolute Maximum Ratings*  
Stresses at or above those listed under “ Absolute Maximum Ratings”  
may cause permanent damage to the device. This is a stress rating only  
and functional operation of the device at these or any other conditions  
above those indicated in the operational sections of this specification is  
not implied. Exposure to absolute maximum rating conditions may affect  
device reliability.  
Ambient Temperature Under Bias :  
C = Commercial . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0°C to +70°C  
I = Industrial . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –40°C to 85°C  
Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . –65°C to + 150°C  
Voltage on VCC to VSS . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to + 7 V  
Voltage on Any Pin to VSS . . . . . . . . . . . . . . . –0.5 V to VCC + 0.5 V  
Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 W  
** This value is based on the maximum allowable die temperature and  
the thermal resistance of the package  
DC Parameters  
TA = 0°C to 70°C ; Vcc = 2.7 V to 5.5 V ; Vss = 0 V ; F = 0 to 16 MHz  
TA = –40°C to 85°C ; Vcc = 2.7 V to 5.5 V  
SYMBOL  
VIL  
PARAMETER  
MIN  
MAX  
UNIT  
TEST CONDITIONS  
Input Low Voltage  
– 0.5  
0.2 VCC – 0.1  
VCC + 0.5  
V
V
VIH  
Input High Voltage (Except XTAL and RST)  
0.2 VCC  
+ 1.4 V  
VIH1  
VIH2  
VPD  
Input High Voltage to XTAL1  
0.7 VCC  
0.7 VCC  
2.0  
VCC + 0.5  
VCC + 0.5  
6.0  
V
V
V
V
V
V
V
Input High Voltage to RST for Reset  
Power Down Voltage to Vcc in PD Mode  
Output Low Voltage (Ports 1, 2, 3)  
Output Low Voltage Port 0, ALE, PSEN  
Output High Voltage Ports 1, 2, 3  
VOL  
0.45  
IOL = 0.8 mA (note 2)  
IOL = 1.6 mA (note 2)  
IOH = – 10 µA  
VOL1  
VOH  
VOH1  
0.45  
0.9 Vcc  
0.9 Vcc  
Output High Voltage (Port 0 in External Bus  
Mode), ALE, PSEN  
IOH = – 40 µA  
IIL  
ILI  
Logical 0 Input Current Ports 1, 2, 3  
Input Leakage Current  
– 50  
± 10  
µA  
µA  
µA  
Vin = 0.45 V  
0.45 < Vin < VCC  
Vin = 2.0 V  
ITL  
Logical 1 to 0 Transition Current  
(Ports 1, 2, 3)  
– 650  
IPD  
RRST  
CIO  
Power Down Current  
50  
200  
10  
µA  
kΩ  
pF  
VCC = 2 V to 5.5 V (note 1)  
RST Pulldown Resistor  
Capacitance of I/O Buffer  
50  
fc = 1 MHz, T = 25_C  
A
Maximum Icc (mA)  
OPERATING (NOTE 1)  
IDLE (NOTE 1)  
FREQUENCY/Vcc  
2.7 V  
0.8 mA  
4 mA  
3 V  
3.3 V  
1.1 mA  
6 mA  
5.5 V  
2.7 V  
400 µA  
1.5 mA  
2.5 mA  
3 mA  
3 V  
3.3 V  
600 µA  
2 mA  
5.5 V  
1 mA  
4 mA  
1 MHz  
6 MHz  
1 mA  
5 mA  
10 mA  
12 mA  
1.8 mA  
10 mA  
500 µA  
1.7 mA  
3 mA  
12 MHz  
8 mA  
12 mA  
14 mA  
3.5 mA  
4.5 mA  
16 MHz  
10 mA  
3.8 mA  
Freq > 12 MHz (Vcc = 5.5 V)  
Icc (mA) = 1.3 × Freq (MHz) + 4.5  
Icc Idle (mA) = 0.36 × Freq (MHz) + 2.7  
MATRA MHS  
17  
Rev.F (14 Jan. 97)  
 复制成功!