欢迎访问ic37.com |
会员登录 免费注册
发布采购

AF280C154-36D 参数 Datasheet PDF下载

AF280C154-36D图片预览
型号: AF280C154-36D
PDF下载: 下载PDF文件 查看货源
内容描述: [暂无描述]
分类和应用: 微控制器和处理器外围集成电路异步传输模式ATM时钟
文件页数/大小: 24 页 / 242 K
品牌: TEMIC [ TEMIC SEMICONDUCTORS ]
 浏览型号AF280C154-36D的Datasheet PDF文件第11页浏览型号AF280C154-36D的Datasheet PDF文件第12页浏览型号AF280C154-36D的Datasheet PDF文件第13页浏览型号AF280C154-36D的Datasheet PDF文件第14页浏览型号AF280C154-36D的Datasheet PDF文件第16页浏览型号AF280C154-36D的Datasheet PDF文件第17页浏览型号AF280C154-36D的Datasheet PDF文件第18页浏览型号AF280C154-36D的Datasheet PDF文件第19页  
80C154/83C154  
* Notice  
Absolute Maximum Ratings*  
Stresses at or above those listed under “ Absolute Maximum Ratings”  
may cause permanent damage to the device. This is a stress rating only  
and functional operation of the device at these or any other conditions  
above those indicated in the operational sections of this specification is  
not implied. Exposure to absolute maximum rating conditions may affect  
device reliability.  
Ambient Temperature Under Bias :  
A = Automotive . . . . . . . . . . . . . . . . . . . . . . . . . . . . –40°C to +125°C  
Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . –65°C to + 150°C  
Voltage on VCC to VSS . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to + 7 V  
Voltage on Any Pin to VSS . . . . . . . . . . . . . . . –0.5 V to VCC + 0.5 V  
Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 W  
** This value is based on the maximum allowable die temperature and  
the thermal resistance of the package  
DC Parameters  
TA = –40°C + 125°C ; Vss = 0 V ; Vcc = 5 V ± 10 % ; F = 0 to 36 MHz  
SYMBOL  
VIL  
PARAMETER  
MIN  
– 0.5  
MAX  
0.2 Vcc – 0.1  
Vcc + 0.5  
Vcc + 0.5  
UNIT  
TEST CONDITIONS  
Input Low Voltage  
V
V
V
V
VIH  
Input High Voltage (Except XTAL and RST)  
Input High Voltage (for XTAL and RST)  
Output Low Voltage (Port 1, 2 and 3)  
0.2 Vcc + 1.4  
0.7 Vcc  
VIH1  
VOL  
0.3  
0.45  
1.0  
IOL = 100 µA  
IOL = 1.6 mA (note 2)  
IOL = 3.5 mA  
VOL1  
VOH  
Output Low Voltage (Port 0, ALE, PSEN)  
Output High Voltage Port 1, 2 and 3  
0.3  
0.45  
1.0  
V
IOL = 200 µA  
IOL = 3.2 mA (note 2)  
IOL = 7.0 mA  
Vcc – 0.3  
Vcc – 0.7  
Vcc – 1.5  
V
V
V
IOH = – 10 µA  
IOH = – 30 µA  
IOH = – 60 µA  
VCC = 5 V ± 10 %  
VOH1  
Output High Voltage (Port 0, ALE, PSEN)  
Vcc – 0.3  
Vcc – 0.7  
Vcc – 1.5  
V
V
V
IOH = – 200 µA  
IOH = – 3.2 mA  
IOH = – 7.0 mA  
VCC = 5 V ± 10 %  
IIL  
ILI  
Logical 0 Input Current (Ports 1, 2 and 3)  
Input leakage Current  
– 50  
±10  
µA  
µA  
µA  
Vin = 0.45 V  
0.45 < Vin < Vcc  
Vin = 2.0 V  
ITL  
Logical 1 to 0 Transition Current  
(Ports 1, 2 and 3)  
– 750  
IPD  
RRST  
CIO  
Power Down Current  
75  
200  
10  
µA  
KOhm  
pF  
Vcc = 2.0 V to 5.5 V (note 1)  
RST Pulldown Resistor  
Capacitance of I/O Buffer  
50  
fc = 1 MHz, Ta = 25_C  
ICC  
Power Supply Current  
Freq = 1 MHz Icc op  
Icc idle  
Freq = 6 MHz Icc op  
Icc idle  
Vcc = 5.5 V  
1.8  
1
10  
4
mA  
mA  
mA  
mA  
Freq 12 MHz Icc op = 1.3 Freq (MHz) + 4.5 mA  
Icc idle = 0.36 Freq (MHz) + 2.7 mA  
MATRA MHS  
15  
Rev.F (14 Jan. 97)