欢迎访问ic37.com |
会员登录 免费注册
发布采购

W681308DG 参数 Datasheet PDF下载

W681308DG图片预览
型号: W681308DG
PDF下载: 下载PDF文件 查看货源
内容描述: W681308 USB音频控制器由新唐集成了高速8051微控制器单元(MCU ) [W681308 USB Audio Controller from Nuvoton integrates fast 8051 Microcontroller Unit (MCU)]
分类和应用: 微控制器
文件页数/大小: 64 页 / 981 K
品牌: NUVOTEM TALEMA [ NUVOTEM TALEMA ]
 浏览型号W681308DG的Datasheet PDF文件第21页浏览型号W681308DG的Datasheet PDF文件第22页浏览型号W681308DG的Datasheet PDF文件第23页浏览型号W681308DG的Datasheet PDF文件第24页浏览型号W681308DG的Datasheet PDF文件第26页浏览型号W681308DG的Datasheet PDF文件第27页浏览型号W681308DG的Datasheet PDF文件第28页浏览型号W681308DG的Datasheet PDF文件第29页  
W681308  
8.6.2  
Timer/Counter 2  
Timer/Counter 2 is a 16 bit up/down counter which is configured by the T2MOD register and controlled by the T2CON  
register. Timer/Counter 2 is equipped with a capture/reload capability. As with the Timer 0 and Timer 1 counters, they  
provide wide selection and control of the clock and selection of the operating modes. The clock source for Timer/ Counter 2  
can be selected for the crystal oscillator, which is divided by 12 or 4 ( C/T2 = 0). The clock is then enabled when TR2 is a 1,  
and disabled when TR2 is a 0.  
C9H  
Bit 7  
-
Bit 6  
-
Bit 5  
-
Bit 4  
-
Bit 3  
T2CR  
EXEN2  
Bit 2  
-
Bit 1  
-
Bit 0  
T2MOD  
T2CON  
DCEN  
CP/RL2  
TF2  
EXF2  
RCLK  
TCLK  
TR2  
C/T2  
Table 5 Timer 2 Mode/Control TMOD/TCON SFR  
8.6.3  
Watchdog Timer  
The Watchdog timer is a free-running timer that can be programmed by the user to serve as a system supervisor, a time-  
base generator or an event timer. It is basically a set of dividers that divide the system clock. The divider output is selectable  
and determines the time-out interval. When the time-out occurs the flag WDIF is set, which can cause an interrupt if enabled,  
and a system reset can also be caused if it is enabled. The interrupt will occur if the individual interrupt enable and the global  
enable are set. The interrupt and reset functions are independent of each other and may be used separately or together  
depending on the software employed.  
Fosc  
12/24/  
48MHz  
WD1,WD  
0
22  
0
Interru  
pt  
WDIF  
EWD(EIE.4  
00  
01  
10  
11  
)
23  
26  
24  
WTRF  
Time-out  
25  
512  
clock  
delay  
Res  
et  
27  
Enable Watchdog timer  
Reset  
Watchdog  
PWT(WDCON.  
reset  
EWT(WDCON.1)  
When used as a simple timer, the reset and interrupt functions are disabled. The timer will set the WDIF flag each time the  
timer completes the selected time interval. The WDIF flag is polled to detect a time-out and the RWT allows software to  
restart the timer. The Watchdog timer can also be used as a very long timer. The interrupt feature is enabled in this case.  
Every time the time-out occurs an interrupt will occur if the global interrupt enable EA is set.  
25  
Rev1.2  
 
 复制成功!