Electrical characteristics
Symbol
STM8S003F3 STM8S003K3
Table 20. Operating conditions at power-up/power-down
Parameter
Conditions
Min
Typ
Max
Unit
VDD rise time rate
VDD fall time rate(1)
-
-
2
2
-
-
∞
∞
tVDD
µs/V
Reset release
delay
tTEMP
VIT+
VDD rising
-
-
1.7
2.85
2.8
-
ms
V
Power-on reset
threshold
-
-
-
2.6
2.5
-
2.7
2.65
70
Brown-out reset
threshold
VIT-
V
Brown-out reset
hysteresis
VHYS(BOR)
mV
1. Reset is always generated after a tTEMP delay. The application must ensure that VDD is still above the
minimum operating voltage (VDD min) when the tTEMP delay has elapsed.
50/103
DocID018576 Rev 5
STMICROELECTRONICS [ ST ]
