欢迎访问ic37.com |
会员登录 免费注册
发布采购

STM32F105RBT6 参数 Datasheet PDF下载

STM32F105RBT6图片预览
型号: STM32F105RBT6
PDF下载: 下载PDF文件 查看货源
内容描述: [Mainstream Connectivity line, ARM Cortex-M3 MCU with 128 Kbytes Flash, 72 MHz CPU, CAN, USB 2.0 OTG]
分类和应用: 以太网通信
文件页数/大小: 95 页 / 1009 K
品牌: STMICROELECTRONICS [ ST ]
 浏览型号STM32F105RBT6的Datasheet PDF文件第33页浏览型号STM32F105RBT6的Datasheet PDF文件第34页浏览型号STM32F105RBT6的Datasheet PDF文件第35页浏览型号STM32F105RBT6的Datasheet PDF文件第36页浏览型号STM32F105RBT6的Datasheet PDF文件第38页浏览型号STM32F105RBT6的Datasheet PDF文件第39页浏览型号STM32F105RBT6的Datasheet PDF文件第40页浏览型号STM32F105RBT6的Datasheet PDF文件第41页  
STM32F105xx, STM32F107xx  
Electrical characteristics  
Table 13. Maximum current consumption in Run mode, code with data processing  
running from Flash  
Max(1)  
Symbol  
Parameter  
Conditions  
fHCLK  
Unit  
TA = 85 °C TA = 105 °C  
72 MHz  
48 MHz  
36 MHz  
24 MHz  
16 MHz  
8 MHz  
68  
68.4  
49.2  
38.9  
27.9  
20.5  
10.8  
32.9  
25.2  
20.6  
15.1  
11.7  
7.2  
49  
External clock(2), all  
peripherals enabled  
38.7  
27.3  
20.2  
10.2  
32.7  
25  
Supply current in  
Run mode  
IDD  
mA  
72 MHz  
48 MHz  
36 MHz  
24 MHz  
16 MHz  
8 MHz  
External clock(3), all  
peripherals disabled  
20.3  
14.8  
11.2  
6.6  
1. Based on characterization, not tested in production.  
2. External clock is 8 MHz and PLL is on when fHCLK > 8 MHz.  
Table 14. Maximum current consumption in Run mode, code with data processing  
running from RAM  
Max(1)  
Symbol Parameter  
Conditions  
fHCLK  
Unit  
TA = 85 °C  
TA = 105 °C  
72 MHz  
65.5  
45.4  
35.5  
25.2  
18  
66  
48 MHz  
36 MHz  
24 MHz  
16 MHz  
8 MHz  
46  
External clock(2), all  
peripherals enabled  
36.1  
25.6  
18.5  
11  
Supply  
current in  
Run mode  
10.5  
31.4  
27.8  
17.6  
13.1  
10.2  
6.1  
IDD  
mA  
72 MHz  
48 MHz  
36 MHz  
24 MHz  
16 MHz  
8 MHz  
31.9  
28.2  
18.3  
13.8  
10.9  
7.8  
External clock(3), all  
peripherals disabled  
1. Based on characterization, tested in production at VDD max, fHCLK max..  
2. External clock is 8 MHz and PLL is on when fHCLK > 8 MHz.  
Doc ID 15274 Rev 4  
37/95  
 复制成功!