欢迎访问ic37.com |
会员登录 免费注册
发布采购

STM32F103RC 参数 Datasheet PDF下载

STM32F103RC图片预览
型号: STM32F103RC
PDF下载: 下载PDF文件 查看货源
内容描述: 基于ARM的高性能线的32位MCU,具有高达512 KB的闪存, USB , CAN ,11个定时器,3个ADC和13通信接口 [Performance line, ARM-based 32-bit MCU with up to 512 KB Flash, USB, CAN, 11 timers, 3 ADCs and 13 communication interfaces]
分类和应用: 闪存通信
文件页数/大小: 118 页 / 1231 K
品牌: STMICROELECTRONICS [ ST ]
 浏览型号STM32F103RC的Datasheet PDF文件第78页浏览型号STM32F103RC的Datasheet PDF文件第79页浏览型号STM32F103RC的Datasheet PDF文件第80页浏览型号STM32F103RC的Datasheet PDF文件第81页浏览型号STM32F103RC的Datasheet PDF文件第83页浏览型号STM32F103RC的Datasheet PDF文件第84页浏览型号STM32F103RC的Datasheet PDF文件第85页浏览型号STM32F103RC的Datasheet PDF文件第86页  
Electrical characteristics  
STM32F103xC, STM32F103xD, STM32F103xE  
5.3.11  
EMC characteristics  
Susceptibility tests are performed on a sample basis during device characterization.  
Functional EMS (electromagnetic susceptibility)  
While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the  
device is stressed by two electromagnetic events until a failure occurs. The failure is  
indicated by the LEDs:  
Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until  
a functional disturbance occurs. This test is compliant with the IEC 1000-4-2 standard.  
FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V and  
DD  
V
through a 100 pF capacitor, until a functional disturbance occurs. This test is  
SS  
compliant with the IEC 1000-4-4 standard.  
A device reset allows normal operations to be resumed.  
The test results are given in Table 40. They are based on the EMS levels and classes  
defined in application note AN1709.  
Table 40. EMS characteristics  
Level/  
Class  
Symbol  
Parameter  
Conditions  
VDD = 3.3 V, TA = +25 °C,  
fHCLK=48 MHz  
Voltage limits to be applied on any I/O pin to  
induce a functional disturbance  
VFESD  
2B  
4A  
conforms to IEC 1000-4-2  
Fast transient voltage burst limits to be  
applied through 100 pF on VDD and VSS  
pins to induce a functional disturbance  
VDD = 3.3 V, TA = +25 °C,  
fHCLK = 48 MHz  
conforms to IEC 1000-4-4  
VEFTB  
Designing hardened software to avoid noise problems  
EMC characterization and optimization are performed at component level with a typical  
application environment and simplified MCU software. It should be noted that good EMC  
performance is highly dependent on the user application and the software in particular.  
Therefore it is recommended that the user applies EMC software optimization and  
prequalification tests in relation with the EMC level requested for his application.  
Software recommendations  
The software flowchart must include the management of runaway conditions such as:  
Corrupted program counter  
Unexpected reset  
Critical Data corruption (control registers...)  
Prequalification trials  
Most of the common failures (unexpected reset and program counter corruption) can be  
reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1  
second.  
To complete these trials, ESD stress can be applied directly on the device, over the range of  
specification values. When unexpected behavior is detected, the software can be hardened  
to prevent unrecoverable errors occurring (see application note AN1015).  
82/118  
 复制成功!