欢迎访问ic37.com |
会员登录 免费注册
发布采购

STM32F103R8T6 参数 Datasheet PDF下载

STM32F103R8T6图片预览
型号: STM32F103R8T6
PDF下载: 下载PDF文件 查看货源
内容描述: 性能线,基于ARM的32位MCU和Flash , USB , CAN , 7个16位定时器,2个ADC和9通信接口 [Performance line, ARM-based 32-bit MCU with Flash, USB, CAN, seven 16-bit timers, two ADCs and nine communication interfaces]
分类和应用: 微控制器和处理器外围集成电路PC通信时钟
文件页数/大小: 67 页 / 1083 K
品牌: STMICROELECTRONICS [ ST ]
 浏览型号STM32F103R8T6的Datasheet PDF文件第41页浏览型号STM32F103R8T6的Datasheet PDF文件第42页浏览型号STM32F103R8T6的Datasheet PDF文件第43页浏览型号STM32F103R8T6的Datasheet PDF文件第44页浏览型号STM32F103R8T6的Datasheet PDF文件第46页浏览型号STM32F103R8T6的Datasheet PDF文件第47页浏览型号STM32F103R8T6的Datasheet PDF文件第48页浏览型号STM32F103R8T6的Datasheet PDF文件第49页  
STM32F103xx  
Electrical characteristics  
Output voltage levels  
Unless otherwise specified, the parameters given in Table 30 are derived from tests  
performed under ambient temperature and V supply voltage conditions summarized in  
DD  
Table 7.  
Table 30. Output voltage characteristics  
Symbol  
Parameter  
Conditions  
Min  
Max  
Unit  
Output low level voltage for an I/O pin  
when 8 pins are sunk at same time  
(1)  
VOL  
0.4  
TTL port  
IIO = +8 mA  
V
Output high level voltage for an I/O pin  
when 4 pins are sourced at same time  
(2)  
2.7 V < VDD < 3.6 V  
VOH  
VDD–0.4  
Output low level voltage for an I/O pin  
when 8 pins are sunk at same time  
(1)  
VOL  
0.4  
1.3  
0.4  
CMOS port  
IIO =+ 8mA  
V
V
V
Output high level voltage for an I/O pin  
when 4 pins are sourced at same time  
(2)  
2.7 V < VDD < 3.6 V  
VOH  
2.4  
Output low level voltage for an I/O pin  
when 8 pins are sunk at same time  
(1)  
VOL  
IIO = +20 mA  
2.7 V < VDD < 3.6 V  
Output high level voltage for an I/O pin  
when 4 pins are sourced at same time  
(2)  
VOH  
VDD–1.3  
Output low level voltage for an I/O pin  
when 8 pins are sunk at same time  
(1)  
VOL  
IIO = +6 mA  
2 V < VDD < 2.7 V  
Output high level voltage for an I/O pin  
when 4 pins are sourced at same time  
(2)  
VOH  
VDD–0.4  
1. The IIO current sunk by the device must always respect the absolute maximum rating specified in Table 5  
and the sum of IIO (I/O ports and control pins) must not exceed IVSS  
.
2. The IIO current sourced by the device must always respect the absolute maximum rating specified in  
Table 5 and the sum of IIO (I/O ports and control pins) must not exceed IVDD  
.
45/67