欢迎访问ic37.com |
会员登录 免费注册
发布采购

ST92F150JDV1Q6 参数 Datasheet PDF下载

ST92F150JDV1Q6图片预览
型号: ST92F150JDV1Q6
PDF下载: 下载PDF文件 查看货源
内容描述: 8月16日- BIT单电压闪存单片机系列内存, E3 TMEMULATED EEPROM , CAN 2.0B和J1850 BLPD [8/16-BIT SINGLE VOLTAGE FLASH MCU FAMILY WITH RAM, E3 TMEMULATED EEPROM, CAN 2.0B AND J1850 BLPD]
分类和应用: 闪存微控制器和处理器外围集成电路光电二极管可编程只读存储器电动程控只读存储器电可擦编程只读存储器时钟
文件页数/大小: 426 页 / 3830 K
品牌: STMICROELECTRONICS [ ST ]
 浏览型号ST92F150JDV1Q6的Datasheet PDF文件第333页浏览型号ST92F150JDV1Q6的Datasheet PDF文件第334页浏览型号ST92F150JDV1Q6的Datasheet PDF文件第335页浏览型号ST92F150JDV1Q6的Datasheet PDF文件第336页浏览型号ST92F150JDV1Q6的Datasheet PDF文件第338页浏览型号ST92F150JDV1Q6的Datasheet PDF文件第339页浏览型号ST92F150JDV1Q6的Datasheet PDF文件第340页浏览型号ST92F150JDV1Q6的Datasheet PDF文件第341页  
CONTROLLER AREA NETWORK (bxCAN)  
CONTROLLER AREA NETWORK (Cont’d)  
Figure 151. . CAN Error State Diagram  
When TEC or REC > 127  
ERROR ACTIVE  
ERROR PASSIVE  
When TEC and REC < 128,  
When 128 * 11 recessive bits occur:  
When TEC > 255  
BUS OFF  
10.10.5.6 Error Management  
Bus-Off Recovery  
The error management as described in the CAN  
protocol is handled entirely by hardware using a  
Transmit Error Counter (TECR register) and a Re-  
ceive Error Counter (RECR register), which get in-  
cremented or decremented according to the error  
condition. For detailed information about TEC and  
REC management, please refer to the CAN stand-  
ard.  
The Bus-Off state is reached when TECR is great-  
er then 255, this state is indicated by BOFF bit in  
CESR register. In Bus-Off state, the bxCAN is no  
longer able to transmit and receive messages.  
Depending on the ABOM bit in the CMCR register  
bxCAN will recover from Bus-Off (become error  
active again) either automatically or on software  
request. But in both cases the bxCAN has to wait  
at least for the recovery sequence specified in the  
CAN standard (128 x 11 consecutive recessive  
bits monitored on CANRX).  
Both of them may be read by software to deter-  
mine the stability of the network. Furthermore, the  
CAN hardware provides detailed information on  
the current error status in CESR register. By  
means of CEIER register and ERRIE bit in CIER  
register, the software can configure the interrupt  
generation on error detection in a very flexible  
way.  
If ABOM is set, the bxCAN will start the recovering  
sequence automatically after it has entered Bus-  
Off state.  
If ABOM is cleared, the software must initiate the  
recovering sequence by requesting bxCAN to en-  
ter and to leave initialization mode.  
Note: In initialization mode, bxCAN does not mon-  
itor the CANRX signal, therefore it cannot com-  
plete the recovery sequence. To recover, bxCAN  
must be in normal mode.  
337/426  
9
 复制成功!