powerSTEP01
Programming manual
Table 33. IGATE parameter (continued)
IGATE [2..0} Gate current [mA}
1
1
1
0
1
0
1
32
64
96
1
1
The TCC parameter defines the duration of constant current phase during gate turn-on and
turn-off sequences (Section 7.15).
Table 34. TCC parameter
TCC [4..0]
Constant current time [ns]
0
0
1
1
1
1
0
0
1
1
1
1
0
0
1
1
1
1
0
0
0
0
1
1
0
1
0
1
0
1
125
250
3625
3750
3750
3750
The TBOOST parameter defines the duration of the overboost phase during gate turn-off
(Section 7.15).
Table 35. TBOOST parameter
TBOOST
[2..0]
Turn-off boost time
[ns]
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
62.5(1)/83.3(2)/125(3)
125
250
375
500
750
1000
1. Clock frequency equal to 16 MHz or 32 MHz.
2. Clock frequency equal to 24 MHz.
3. Clock frequency equal to 8 MHz.
The WD_EN bit enables the clock source monitoring (Section 7.8.2).
DocID025022 Rev 1
65/90