欢迎访问ic37.com |
会员登录 免费注册
发布采购

M93C46-WMN6TP/S 参数 Datasheet PDF下载

M93C46-WMN6TP/S图片预览
型号: M93C46-WMN6TP/S
PDF下载: 下载PDF文件 查看货源
内容描述: 16千位,千位8 , 4千位,千位2和1千位( 8位或16位宽) MICROWIRE㈢串行EEPROM的访问 [16 Kbit, 8 Kbit, 4 Kbit, 2 Kbit and 1 Kbit (8-bit or 16-bit wide) MICROWIRE㈢ serial access EEPROM]
分类和应用: 可编程只读存储器电动程控只读存储器电可擦编程只读存储器
文件页数/大小: 38 页 / 353 K
品牌: STMICROELECTRONICS [ ST ]
 浏览型号M93C46-WMN6TP/S的Datasheet PDF文件第10页浏览型号M93C46-WMN6TP/S的Datasheet PDF文件第11页浏览型号M93C46-WMN6TP/S的Datasheet PDF文件第12页浏览型号M93C46-WMN6TP/S的Datasheet PDF文件第13页浏览型号M93C46-WMN6TP/S的Datasheet PDF文件第15页浏览型号M93C46-WMN6TP/S的Datasheet PDF文件第16页浏览型号M93C46-WMN6TP/S的Datasheet PDF文件第17页浏览型号M93C46-WMN6TP/S的Datasheet PDF文件第18页  
Instructions  
M93C86, M93C76, M93C66, M93C56, M93C46  
5.1  
Read Data from Memory  
The Read Data from Memory (READ) instruction outputs data on Serial Data Output (Q).  
When the instruction is received, the op-code and address are decoded, and the data from  
the memory is transferred to an output shift register. A dummy 0 bit is output first, followed  
by the 8-bit byte or 16-bit word, with the most significant bit first. Output data changes are  
triggered by the rising edge of Serial Clock (C). The M93Cx6 automatically increments the  
internal address register and clocks out the next byte (or word) as long as the Chip Select  
Input (S) is held High. In this case, the dummy 0 bit is not output between bytes (or words)  
and a continuous stream of data can be read.  
5.2  
Write Enable and Write Disable  
The Write Enable (WEN) instruction enables the future execution of erase or write  
instructions, and the Write Disable (WDS) instruction disables it. When power is first  
applied, the M93Cx6 initializes itself so that erase and write instructions are disabled. After  
an Write Enable (WEN) instruction has been executed, erasing and writing remains enabled  
until an Write Disable (WDS) instruction is executed, or until V falls below the power-on  
CC  
reset threshold voltage. To protect the memory contents from accidental corruption, it is  
advisable to issue the Write Disable (WDS) instruction after every write cycle. The Read  
Data from Memory (READ) instruction is not affected by the Write Enable (WEN) or Write  
Disable (WDS) instructions.  
14/38