欢迎访问ic37.com |
会员登录 免费注册
发布采购

M41T81M6F 参数 Datasheet PDF下载

M41T81M6F图片预览
型号: M41T81M6F
PDF下载: 下载PDF文件 查看货源
内容描述: 报警串行访问实时时钟 [Serial access Real-Time Clock with alarm]
分类和应用: 时钟
文件页数/大小: 30 页 / 303 K
品牌: STMICROELECTRONICS [ ST ]
 浏览型号M41T81M6F的Datasheet PDF文件第16页浏览型号M41T81M6F的Datasheet PDF文件第17页浏览型号M41T81M6F的Datasheet PDF文件第18页浏览型号M41T81M6F的Datasheet PDF文件第19页浏览型号M41T81M6F的Datasheet PDF文件第21页浏览型号M41T81M6F的Datasheet PDF文件第22页浏览型号M41T81M6F的Datasheet PDF文件第23页浏览型号M41T81M6F的Datasheet PDF文件第24页  
Clock operation  
M41T81  
3.8  
Output driver pin  
When the FT Bit, AFE Bit, SQWE Bit, and Watchdog Register are not set, the  
IRQ/FT/OUT/SQW pin becomes an output driver that reflects the contents of D7 of the  
Control Register. In other words, when D7 (OUT Bit) and D6 (FT Bit) of address location 08h  
are a '0,' then the IRQ/FT/OUT/SQW pin will be driven low.  
Note:  
The IRQ/FT/OUT/SQW pin is an open drain which requires an external pull-up resistor.  
3.9  
Preferred initial power-on default  
Upon initial application of power to the device, the following register bits are set to a '0' state:  
Watchdog Register; AFE; ABE; SQWE; and FT. The following bits are set to a '1' state: ST;  
OUT; and HT (see Table 5 on page 20).  
Table 5.  
Preferred default values  
WATCHDOG  
register(1)  
Condition  
ST  
HT  
Out  
FT  
AFE SQWE ABE  
Initial power-up(2)  
1
1
1
1
0
0
0
0
0
0
0
Subsequent power-up (with  
battery back-up)(3)  
UC  
UC  
UC  
UC  
UC  
1. BMB0-BMB4, RB0, RB1.  
2. State of other control bits undefined.  
3. UC = unchanged  
20/30