2 Mbit Page-Mode EEPROM
SST29EE020 / SST29LE020 / SST29VE020
Data Sheet
A11
A9
1
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
OE#
A10
2
A8
3
CE#
DQ7
DQ6
DQ5
DQ4
DQ3
A13
A14
A17
WE#
4
5
Standard Pinout
Top View
6
7
V
8
DD
NC
A16
A15
A12
A7
9
V
SS
Die Up
10
11
12
13
14
15
16
DQ2
DQ1
DQ0
A0
A6
A1
A5
A2
A4
A3
307 ILL F01.2
FIGURE 2: PIN ASSIGNMENTS FOR 32-LEAD TSOP
NC
A16
A15
A12
A7
1
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
V
DD
2
WE#
A17
A14
A13
A8
3
4
5
32-pin
PDIP
A6
6
A5
7
A9
A4
8
A11
OE#
A10
CE#
DQ7
DQ6
DQ5
DQ4
DQ3
Top View
A3
9
A2
10
11
12
13
14
15
16
A1
A0
DQ0
DQ1
DQ2
V
SS
307 ILL F19.0
FIGURE 3: PIN ASSIGNMENTS FOR 32-PIN PDIP
TABLE 2: PIN DESCRIPTION
Symbol
A17-A7
A6-A0
Pin Name
Functions
Row Address Inputs
Column Address Inputs
To provide memory addresses. Row addresses define a page for a Write cycle.
Column Addresses are toggled to load page data
DQ7-DQ0 Data Input/output
To output data during Read cycles and receive input data during Write cycles.
Data is internally latched during a Write cycle.
The outputs are in tri-state when OE# or CE# is high.
CE#
OE#
WE#
VDD
Chip Enable
Output Enable
Write Enable
Power Supply
To activate the device when CE# is low.
To gate the data output buffers.
To control the Write operations.
To provide: 5.0V supply (±10%) for SST29EE020
3.0V supply (3.0-3.6V) for SST29LE020
2.7V supply (2.7-3.6V) for SST29VE020
VSS
NC
Ground
No Connection
Unconnected pins.
T2.2 307
©2001 Silicon Storage Technology, Inc.
S71062-06-000 6/01 307
5
SST [ SILICON STORAGE TECHNOLOGY, INC ]
