CY28443-3
Control Registers
Byte 0: Control Register 0
Bit
7
@Pup
Name
Description
1
1
1
RESERVED
RESERVED
SRC[T/C]5
RESERVED
6
RESERVED
5
SRC[T/C]5 Output Enable
0 = Disable (Tri-state), 1 = Enable
4
3
2
1
1
1
SRC[T/C]4
SRC[T/C]3
SRC[T/C]2
RESERVED
SRC[T/C]4 Output Enable
0 = Disable (Tri-state), 1 = Enable
SRC[T/C]3 Output Enable
0 = Disable (Tri-state), 1 = Enable
SRC[T/C]2 Output Enable
0 = Disable (Tri-state), 1 = Enable
1
0
1
1
RESERVED, Set = 1
SRC[T/C]0
/100M[T/C]_SST
SRC[T/C]0 /100M[T/C]_SST Output Enable
0 = Disable (Hi-Z), 1 = Enable
Byte 1: Control Register 1
Bit
@Pup
Name
Description
7
1
PCIF0
PCIF0 Output Enable
0 = Disabled, 1 = Enabled
6
5
1
1
27M_nss_DOT_96[T/C] 27M nonspread and DOT_96 MHz Output Enable
0 = Disable (Tri-state), 1 = Enabled
USB_48MHz
USB_48M MHz Output Enable
0 = Disabled, 1 = Enabled
4
3
1
1
RESERVED
REF1
RESERVED
REF1 Output Enable
0 = Disabled, 1 = Enabled
2
1
0
1
1
0
CPU[T/C]1
CPU[T/C]0
CPU[T/C]1 Output Enable
0 = Disable (Tri-state), 1 = Enabled
CPU[T/C]0 Output Enable
0 = Disable (Tri-state), 1 = Enabled
CPU, SRC, PCI, PCIF
spread enable
PLL1 (CPU PLL) Spread Spectrum Enable
0 = Spread off, 1 = Spread on
Byte 2: Control Register 2
Bit
@Pup
Name
Description
7
1
PCI5
PCI5 Output Enable
0 = Disabled, 1 = Enabled
6
5
4
1
1
1
PCI4
PCI3
PCI2
PCI4 Output Enable
0 = Disabled, 1 = Enabled
PCI3 Output Enable
0 = Disabled, 1 = Enabled
PCI2 Output Enable
0 = Disabled, 1 = Enabled
3
2
1
1
1
1
RESERVED
RESERVED
CPU[T/C]2
RESERVED
RESERVED
CPU[T/C]2 Output Enable
0 = Disabled (Hi-Z), 1 = Enabled
0
1
PCIF1
PCIF1 Output Enable
0 = Disabled, 1 = Enabled
Rev 1.0,November 20, 2006
Page 5 of 23
SPECTRALINEAR [ SPECTRALINEAR INC ]
