CY28341
operation of the system in case of a hang-up due to the
frequency change.
Table 9. Spread Spectrum Table
Mode
SST1
SST0
% Spread
–1.5%
–1.0%
–0.7%
–0.5%
0.75%
0.5%
When the system sends an SMBus command requesting a
frequency change through Byte 4 or through Bytes 13 and 14,
it must have previously sent a command to Byte 12, for
selecting which time out stamp the Watchdog must perform,
otherwise the System Self Recovery feature will not be appli-
cable. Consequently, this device will change frequency and
then the Watchdog timer starts timing. Meanwhile, the system
BIOS is running its operation with the new frequency. If this
device receives a new SMBus command to clear the bits origi-
nally programmed in Byte 12,Bits (3:0) (reprogram to 0000),
before the Watchdog times out, then this device will keep
operating in its normal condition with the new selected
frequency. If the Watchdog times out the first time before the
new SMBus reprograms Byte12,Bits (3:0) to (0000), then this
device will send a low system reset pulse, on SRESET# (see
Byte12,Bit7), and changes WD alarm (Byte12,Bit4) status to
“1” then restarts the Watchdog timer again. If the Watchdog
times out a second time, then this device will send another low
pulse on SRESET#, will relatch original hardware strapping
frequency (or second to last software selected frequency, see
Byte12,Bit6) selection, set WD alarm bit (Byte12,Bit4) to “1,”
then start WD timer again. The above-described sequence will
keep repeating until the BIOS clears the SMBus
Byte12,Bits(3:0). Once the BIOS sets Byte12,Bits(3:0) = 0000,
then the Watchdog timer is turned off and the WD alarm bit
(Byte12,Bit4) is reset to”0.”
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0.35%
0.25%
Swing Select Functions Through Hardware
MULT- Board Target Reference R, Output
SEL Trace/Term Z IREF = VDD/(3*Rr) Current VOH@Z
0
1
50 Ohm
50 Ohm
Rr = 221 1%,
IREF = 5.00 mA
IOH=4* 1.0V@50
Iref
Rr = 475 1%,
IREF = 2.32 mA
IOH=6* 0.7V@50
Iref
System Self-recovery Clock Management
This feature is designed to allow the system designer to
change frequency while the system is running and reboot the
S
o
y s t e
r i g i n
m
a
r u
l l y
n
n
i n
g
w
d
i t h
s
e
l e
v i a
t r a
c
t e
f r e
a
q
r d
u
e
n
c
r e
y
h
w
a
s
p
p
i n g .
N
o
F
R
s
r e
e
q
u
e
v e r y
n
c
y
w
o
d
i l l
c
h
a
n
g
a
e
b
b
l e ( n
u
t
S
o
y s t e
t i m
i s
m
S
t a
e
l f
R
e
c
e
i v e
F
u
r e q u e n c y
c
o
c
n
t
a
p p
y t e
l i c
1
e
s
m
p
C
h
a
n
g
e
y t e
R
e
q
u
e
s
t
i a
v i a
D
Y
e
a
s
e
l e
t e
"
d
a
n
b
2
,
b
i t ( 3 : 0
)
s
t i l l
=
S
M
B
u
s
B
4
o
r
V
y ?
i a l -
" 0
0
0
0
a
- f r e
q
e
n
c
C
h
n
f r e
g
e
q
t o
e
a
c
n e w
y
u
n
N
o
I s
t a
S
M
B
u
s
B
y t e
d
9
,
( b y t e
t i m
e
o u t
b
s
m
p
e
( 3 : 0
n
a
b
)
l e
-
1
2
,
i t
0
0
0
0
s
) ?
Y
e
1
2
)
)
S
R
e
e
n
l a t c
d
a
n
o
t h
r i g i n
r i g i n
l a r m
t i m
e
r
3
m
S
a
l o
r d
w
p
r e
u
l s
s
e
t r a
o
n
S
i n
g
R
g
s
E
s
S
E T
l e c t i o n
h
o
a
l
h
w
u
a
p
t t i n
p
e
f o
3
4
r
r e t u r n t o
o
a
b
l
f r e
q
e
n
c
y
s
e
.
S
t a r t i n t e r n
a
l
w
a
t c
h
d
o
o
g
t i m
e
r .
)
S
S
e
t a r t
t
W
D
A
i t ( b y t e
1
2
,
B
i t 4 ) t o " 1 "
)
W
D
e
r
Y
e s
1
p
2
)
S
l s
S
e
e
e
n d S R E S E T
Y
e s
W
a
t c
h
D
o
g
t i m
e
u t ?
u
)
t
W
,
D
b
b
i t 4
D
i t
)
W
a
t c
h
D
o
g
t i m
e
o
u
t ?
( b y t e
3
1
t a r t
2
t o '1 '
)
S
W
t i m e r
N
o
N
o
S
o
M
B
s
u s
t a
b
y t e
d
1
2
t i m
l e
e
u
t
m
p
i s
a
b
s
d
?
N
o
S
M
t a
2
B
m
u
s
b
d
y t e
a
)
9
l e
t i m
e
B
o
y t e
) ?
u t
Y
e
s
s
p i s
i t ( 3 : 0
b
d
( 0
,
Y
e
N
o
1
,
b
=
0
0
0
T
K
b
u
e
r n
e
o
f f
w
w
1
a
t c
f r e
h
d
o
g
t i m
e r .
t t i n
p
n
e
q u
i t 4
e
)
n s
t o ''0 '
c
y
e
g
.
S
e
t
W
D
a l a r m
i t ( b y t e
2
,
b
Figure 1.
Power Management Functions
All clocks can be individually enabled or stopped via the 2-wire
control interface. All clocks are stopped in the LOW state. All
clocks maintain a valid HIGH period on transitions from
running to stop and on transitions from stopped to running
when the chip was not powered down. On power-up, the
VCOs will stabilize to the correct pulse widths within about 0.5
mS.
Rev 1.0,November 20, 2006
Page 9 of 19
SPECTRALINEAR [ SPECTRALINEAR INC ]
