欢迎访问ic37.com |
会员登录 免费注册
发布采购

S71GL064A80BAI0F3 参数 Datasheet PDF下载

S71GL064A80BAI0F3图片预览
型号: S71GL064A80BAI0F3
PDF下载: 下载PDF文件 查看货源
内容描述: 堆叠式多芯片产品( MCP )闪存和RAM [Stacked Multi-Chip Product (MCP) Flash Memory and RAM]
分类和应用: 闪存
文件页数/大小: 102 页 / 1762 K
品牌: SPANSION [ SPANSION ]
 浏览型号S71GL064A80BAI0F3的Datasheet PDF文件第58页浏览型号S71GL064A80BAI0F3的Datasheet PDF文件第59页浏览型号S71GL064A80BAI0F3的Datasheet PDF文件第60页浏览型号S71GL064A80BAI0F3的Datasheet PDF文件第61页浏览型号S71GL064A80BAI0F3的Datasheet PDF文件第63页浏览型号S71GL064A80BAI0F3的Datasheet PDF文件第64页浏览型号S71GL064A80BAI0F3的Datasheet PDF文件第65页浏览型号S71GL064A80BAI0F3的Datasheet PDF文件第66页  
A d v a n c e I n f o r m a t i o n  
In all these cases, the system must write the reset command to return the device  
to the reading the array (or to erase-suspend-read if the device was previously  
in the erase-suspend-program mode).  
DQ3: Sector Erase Timer  
After writing a sector erase command sequence, the system may read DQ3 to de-  
termine whether or not erasure has begun. (The sector erase timer does not  
apply to the chip erase command.) If additional sectors are selected for erasure,  
the entire time-out also applies after each additional sector erase command.  
When the time-out period is complete, DQ3 switches from a “0” to a “1.If the  
time between additional sector erase commands from the system can be as-  
sumed to be less than 50 µs, the system need not monitor DQ3. See also the  
Sector Erase Command Sequence section.  
After the sector erase command is written, the system should read the status of  
DQ7 (Data# Polling) or DQ6 (Toggle Bit I) to ensure that the device has accepted  
the command sequence, and then read DQ3. If DQ3 is “1,the Embedded Erase  
algorithm has begun; all further commands (except Erase Suspend) are ignored  
until the erase operation is complete. If DQ3 is “0,the device will accept addi-  
tional sector erase commands. To ensure the command has been accepted, the  
system software should check the status of DQ3 prior to and following each sub-  
sequent sector erase command. If DQ3 is high on the second status check, the  
last command might not have been accepted.  
Table 23 shows the status of DQ3 relative to the other status bits.  
DQ1: Write-to-Buffer Abort  
DQ1 indicates whether a Write-to-Buffer operation was aborted. Under these  
conditions DQ1 produces a “1. The system must issue the Write-to-Buffer-Abort-  
Reset command sequence to return the device to reading array data. See Write  
Buffer section for more details.  
62  
S71GL032A Based MCPs  
S71GL032A_00_A0 March 31, 2005  
 复制成功!