欢迎访问ic37.com |
会员登录 免费注册
发布采购

S25FL040A0LVFI001 参数 Datasheet PDF下载

S25FL040A0LVFI001图片预览
型号: S25FL040A0LVFI001
PDF下载: 下载PDF文件 查看货源
内容描述: 4兆位CMOS 3.0伏闪存与50MHz的SPI (串行外设接口)总线和小部门的引导和参数存储 [4 Megabit CMOS 3.0 Volt Flash Memory with 50MHz SPI (Serial Peripheral Interface) Bus and Small Sector for Boot and Parameter Storage]
分类和应用: 闪存存储
文件页数/大小: 35 页 / 1040 K
品牌: SPANSION [ SPANSION ]
 浏览型号S25FL040A0LVFI001的Datasheet PDF文件第17页浏览型号S25FL040A0LVFI001的Datasheet PDF文件第18页浏览型号S25FL040A0LVFI001的Datasheet PDF文件第19页浏览型号S25FL040A0LVFI001的Datasheet PDF文件第20页浏览型号S25FL040A0LVFI001的Datasheet PDF文件第22页浏览型号S25FL040A0LVFI001的Datasheet PDF文件第23页浏览型号S25FL040A0LVFI001的Datasheet PDF文件第24页浏览型号S25FL040A0LVFI001的Datasheet PDF文件第25页  
D a t a S h e e t ( P r e l i m i n a r y )  
Figure 9.7 Read Status Register (RDSR) Command Sequence  
CS#  
SCK  
7
0
2
3
4
5
6
9
11  
12 13 14  
15  
1
8
10  
Mode 3  
Mode 0  
Command  
SI  
Hi-Z  
SO  
6
4
2
6
5
7
5
3
1
0
4
2
7
0
7
3
1
MSB  
MSB  
Status Register Out  
Status Register Out  
The following describes the status and control bits of the Status Register.  
Write In Progress (WIP) bit: Indicates whether the device is busy performing a Write Status Register,  
program, or erase operation. This bit is read-only, and is controlled internally by the device. If WIP is 1, one of  
these operations is in progress; if WIP is 0, no such operation is in progress.  
Write Enable Latch (WEL) bit: Determines whether the device will accept and execute a Write Status  
Register, program, or erase command. When set to 1, the device accepts these commands; when set to 0,  
the device rejects the commands. This bit is set to 1 by writing the WREN command, and set to 0 by the  
WRDI command, and is also automatically reset to 0 after the completion of a Write Status Register, program,  
or erase operation. WEL cannot be directly set by the WRSR command.  
Block Protect (BP2, BP1, BP0) bits: Define the portion of the memory area that will be protected against  
any changes to the stored data. The Write Status Register (WRSR) command controls these bits, which are  
non-volatile. When one or more of these bits is set to 1, the corresponding memory area (see Table 7.1 on  
page 11) is protected against Page Program (PP) and Sector Erase (SE) commands. If the Hardware  
Protected mode is enabled, BP2:BP0 cannot be changed. The Bulk Erase (BE) command is executed only if  
all Block Protect (BP2, BP1, BP0) bits are 0.  
Status Register Write Disable (SRWD) bit: Provides data protection when used together with the Write  
Protect (W#) signal. When SRWD is set to 1 and W# is driven low, the device enters the Hardware Protected  
mode. The non-volatile bits of the Status Register (SRWD, BP2, BP1, BP0) become read-only bits and the  
device ignores any Write Status Register (WRSR) command.  
9.8  
Write Status Register (WRSR)  
The Write Status Register (WRSR) command changes the bits in the Status Register. A Write Enable  
(WREN) command, which itself sets the Write Enable Latch (WEL) in the Status Register, is required prior to  
writing the WRSR command. Table 9.3, S25FL040A Status Register on page 18 shows the status register  
bits and their functions.  
The host system must drive CS# low, write the WRSR command, and the appropriate data byte on SI  
(Figure 9.8).  
The WRSR command cannot change the state of the Write Enable Latch (bit 1). The WREN command must  
be used for that purpose. Bit 0 is a status bit controlled internally by the Flash device. Bits 6 and 5 are always  
read as 0 and have no user significance.  
The WRSR command also controls the value of the Status Register Write Disable (SRWD) bit. The SRWD bit  
and W# together place the device in the Hardware Protected Mode (HPM). The device ignores all WRSR  
commands once it enters the Hardware Protected Mode (HPM). Table 9.4 shows that W# must be driven low  
and the SRWD bit must be 1 for this to occur.  
August 31, 2006 S25FL040A_00_B0  
S25FL040A  
19