欢迎访问ic37.com |
会员登录 免费注册
发布采购

AM29BDS640GT93WSF 参数 Datasheet PDF下载

AM29BDS640GT93WSF图片预览
型号: AM29BDS640GT93WSF
PDF下载: 下载PDF文件 查看货源
内容描述: [Flash, 4MX16, 20ns, PBGA80, 11 X 12 MM, FBGA-80]
分类和应用: 内存集成电路
文件页数/大小: 62 页 / 863 K
品牌: SPANSION [ SPANSION ]
 浏览型号AM29BDS640GT93WSF的Datasheet PDF文件第54页浏览型号AM29BDS640GT93WSF的Datasheet PDF文件第55页浏览型号AM29BDS640GT93WSF的Datasheet PDF文件第56页浏览型号AM29BDS640GT93WSF的Datasheet PDF文件第57页浏览型号AM29BDS640GT93WSF的Datasheet PDF文件第59页浏览型号AM29BDS640GT93WSF的Datasheet PDF文件第60页浏览型号AM29BDS640GT93WSF的Datasheet PDF文件第61页浏览型号AM29BDS640GT93WSF的Datasheet PDF文件第62页  
A D V A N C E I N F O R M A T I O N  
AC CHARACTERISTICS  
Data  
D0  
D1  
Rising edge of next clock cycle  
following last wait state triggers  
next burst data  
AVD#  
OE#  
total number of clock cycles  
following AVD# falling edge  
1
2
0
3
1
4
5
6
4
7
5
CLK  
2
3
number of clock cycles  
programmed  
Wait State Decoding Addresses:  
A14, A13, A12 = “101” 5 programmed, 7 total  
A14, A13, A12 = “100” 4 programmed, 6 total  
A14, A13, A12 = “011” 3 programmed, 5 total  
A14, A13, A12 = “010” 2 programmed, 4 total  
A14, A13, A12 = “001” 1 programmed, 3 total  
A14, A13, A12 = “000” 0 programmed, 2 total  
Note: Figure assumes address D0 is not at an address boundary, active clock edge is rising, and wait state is set to “101”.  
Figure 32. Example of Wait States Insertion (Non-Handshaking Device)  
58  
Am29BDS640G  
May 9, 2002