SN8P2604A
8-Bit Micro-Controller
6.2INTEN INTERRUPT ENABLE REGISTER
INTEN is the interrupt request control register including one internal interrupts, one external interrupts enable control
bits. One of the register to be set “1” is to enable the interrupt request function. Once of the interrupt occur, the stack is
incremented and program jump to ORG 8 to execute interrupt service routines. The program exits the interrupt service
routine when the returning interrupt service routine instruction (RETI) is executed.
0C9H
INTEN
Read/Write
After reset
Bit 7
Bit 6
TC1IEN
R/W
Bit 5
Bit 4
T0IEN
R/W
0
Bit 3
Bit 2
Bit 1
P01IEN
R/W
Bit 0
P00IEN
R/W
-
-
-
-
-
-
-
-
-
-
-
-
0
0
0
Bit 0
Bit 1
Bit 4
Bit 6
P00IEN: External P0.0 interrupt (INT0) control bit.
0 = Disable INT0 interrupt function.
1 = Enable INT0 interrupt function.
P01IEN: External P0.1 interrupt (INT1) control bit.
0 = Disable INT1 interrupt function.
1 = Enable INT1 interrupt function.
T0IEN: T0 timer interrupt control bit.
0 = Disable T0 interrupt function.
1 = Enable T0 interrupt function.
TC1IEN: TC1 timer interrupt control bit.
0 = Disable TC1 interrupt function.
1 = Enable TC1 interrupt function.
SONiX TECHNOLOGY CO., LTD
Page 60
Version 0.2
SONIX [ SONIX TECHNOLOGY COMPANY ]
