SN8P2604A
8-Bit Micro-Controller
6
INTERRUPT
6.1OVERVIEW
This MCU provides three interrupt sources, including two internal interrupt (T0/TC1) and two external interrupt (INT0,
INT1). The external interrupt can wakeup the chip while the system is switched from power down mode to high-speed
normal mode. Once interrupt service is executed, the GIE bit in STKP register will clear to “0” for stopping other
interrupt request. On the contrast, when interrupt service exits, the GIE bit will set to “1” to accept the next interrupts’
request. All of the interrupt request signals are stored in INTRQ register.
INTEN Interrupt Enable Register
P00IRQ
INT0 Trigger
INTRQ
4-Bit
Interrupt
Enable
Gating
P01IRQ
T0IRQ
INT1 Trigger
T0 Time Out
TC1 Time Out
Interrupt Vector Address (0008H)
Global Interrupt Request Signal
Latchs
TC1IRQ
Note: The GIE bit must enable during all interrupt operation.
SONiX TECHNOLOGY CO., LTD
Page 59
Version 0.2
SONIX [ SONIX TECHNOLOGY COMPANY ]
