欢迎访问ic37.com |
会员登录 免费注册
发布采购

LAN9215I-MT 参数 Datasheet PDF下载

LAN9215I-MT图片预览
型号: LAN9215I-MT
PDF下载: 下载PDF文件 查看货源
内容描述: 高效的单芯片10/100以太网控制器与HP Auto-MDIX的和工业温度支持 [Highly Efficient Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX and Industrial Temperature Support]
分类和应用: 外围集成电路数据传输控制器局域网以太网局域网(LAN)标准时钟
文件页数/大小: 134 页 / 1602 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号LAN9215I-MT的Datasheet PDF文件第119页浏览型号LAN9215I-MT的Datasheet PDF文件第120页浏览型号LAN9215I-MT的Datasheet PDF文件第121页浏览型号LAN9215I-MT的Datasheet PDF文件第122页浏览型号LAN9215I-MT的Datasheet PDF文件第124页浏览型号LAN9215I-MT的Datasheet PDF文件第125页浏览型号LAN9215I-MT的Datasheet PDF文件第126页浏览型号LAN9215I-MT的Datasheet PDF文件第127页  
Highly Efficient Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX and Industrial Temperature Support  
Datasheet  
6.4  
RX Data FIFO Direct PIO Reads  
In this mode the upper address inputs are not decoded, and any read of the LAN9215I will read the  
RX Data FIFO. This mode is enabled when FIFO_SEL is driven high during a read access. This is  
normally accomplished by connecting the FIFO_SEL signal to high-order address line. This mode is  
useful when the host processor must increment its address when accessing the LAN9215I . Timing is  
identical to a PIO read, and the FIFO_SEL signal has the same timing characteristics as the address  
lines.  
Note that address lines A[2:1] are still used, and address bits A[7:3] are ignored.  
FIFO_SEL  
A[2:1]  
nCS, nRD  
Data Bus  
Figure 6.3 RX Data FIFO Direct PIO Read Cycle Timing  
Note: The “Data Bus” width is 16 bits  
Table 6.5 RX Data FIFO Direct PIO Read Timing  
MIN  
SYMBOL  
DESCRIPTION  
TYP  
MAX  
UNITS  
tcycle  
tcsl  
Read Cycle Time  
165  
32  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
nCS, nRD Assertion Time  
tcsh  
tcsdv  
tasu  
tah  
nCS, nRD Deassertion Time (see Note below)  
nCS, nRD Valid to Data Valid  
Address, FIFO_SEL Setup to nCS, nRD Valid  
Address, FIFO_SEL Hold Time  
Data Buffer Turn On Time  
13  
133  
30  
0
0
0
tdon  
tdoff  
tdoh  
Data Buffer Turn Off Time  
7
Data Output Hold Time  
0
Note: An RX Data FIFO Direct PIO Read cycle begins when both nCS and nRD are asserted. The  
cycle ends when either or both nCS and nRD are de-asserted. They may be asserted and de-  
asserted in any order. Parameters tcsh and tcsl must be extended using wait states to meet the  
tcycle minimum.  
SMSC LAN9215I  
123  
Revision 1.5 (07-18-06)  
DATASHEET  
 复制成功!