欢迎访问ic37.com |
会员登录 免费注册
发布采购

LAN9210 参数 Datasheet PDF下载

LAN9210图片预览
型号: LAN9210
PDF下载: 下载PDF文件 查看货源
内容描述: 外形小巧单芯片以太网控制器与HP Auto-MDIX的 [Small Form Factor Single- Chip Ethernet Controller with HP Auto-MDIX]
分类和应用: 控制器以太网
文件页数/大小: 458 页 / 4618 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号LAN9210的Datasheet PDF文件第248页浏览型号LAN9210的Datasheet PDF文件第249页浏览型号LAN9210的Datasheet PDF文件第250页浏览型号LAN9210的Datasheet PDF文件第251页浏览型号LAN9210的Datasheet PDF文件第253页浏览型号LAN9210的Datasheet PDF文件第254页浏览型号LAN9210的Datasheet PDF文件第255页浏览型号LAN9210的Datasheet PDF文件第256页  
High Performance Two Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface  
Datasheet  
14.2.8.5  
Virtual PHY Auto-Negotiation Advertisement Register (VPHY_AN_ADV)  
Offset:  
Index (decimal):  
1D0h  
4
Size:  
32 bits  
This read/write register contains the advertised ability of the Virtual PHY and is used in the Auto-  
Negotiation process with the link partner.  
Note: This register is re-written in its entirety by the EEPROM Loader following the release or reset  
or a RELOAD command. Refer to Section 10.2.4, "EEPROM Loader," on page 149 for more  
information.  
BITS  
DESCRIPTION  
TYPE  
DEFAULT  
31:16  
RESERVED  
(See Note 14.27)  
RO  
-
15  
Next Page  
RO  
0b  
This bit determines the advertised next page capability and is always 0.  
Note 14.28  
0: Virtual PHY does not advertise next page capability  
1: Virtual PHY advertises next page capability  
14  
13  
RESERVED  
RO  
RO  
-
Remote Fault  
0b  
This bit is not used since there is no physical link partner.  
Note 14.29  
12  
11  
RESERVED  
RO  
-
Asymmetric Pause  
This bit determines the advertised asymmetric pause capability.  
R/W  
0b  
0: No Asymmetric PAUSE toward link partner advertised  
1: Asymmetric PAUSE toward link partner advertised  
10  
9
Pause  
R/W  
RO  
Note 14.30  
This bit determines the advertised symmetric pause capability.  
0: No Symmetric PAUSE toward link partner advertised  
1: Symmetric PAUSE toward link partner advertised  
100BASE-T4  
0b  
This bit determines the advertised 100BASE-T4 capability and is always 0.  
Note 14.31  
0: 100BASE-T4 ability not advertised  
1: 100BASE-T4 ability advertised  
8
100BASE-X Full Duplex  
R/W  
R/W  
R/W  
1b  
1b  
1b  
This bit determines the advertised 100BASE-X full duplex capability.  
0: 100BASE-X full duplex ability not advertised  
1: 100BASE-X full duplex ability advertised  
7
100BASE-X Half Duplex  
This bit determines the advertised 100BASE-X half duplex capability.  
0: 100BASE-X half duplex ability not advertised  
1: 100BASE-X half duplex ability advertised  
6
10BASE-T Full Duplex  
This bit determines the advertised 10BASE-T full duplex capability.  
0: 10BASE-T full duplex ability not advertised  
1: 10BASE-T full duplex ability advertised  
Revision 1.2 (04-08-08)  
252  
SMSC LAN9312  
DATASHEET  
 复制成功!