欢迎访问ic37.com |
会员登录 免费注册
发布采购

LAN91C96I-MS 参数 Datasheet PDF下载

LAN91C96I-MS图片预览
型号: LAN91C96I-MS
PDF下载: 下载PDF文件 查看货源
内容描述: 非PCI单芯片全双对象以太网控制器 [NON-PCI SINGLE-CHIP FULL DUPLES ETHERNET CONTROLLER]
分类和应用: 控制器PC以太网以太网:16GBASE-T
文件页数/大小: 110 页 / 654 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号LAN91C96I-MS的Datasheet PDF文件第66页浏览型号LAN91C96I-MS的Datasheet PDF文件第67页浏览型号LAN91C96I-MS的Datasheet PDF文件第68页浏览型号LAN91C96I-MS的Datasheet PDF文件第69页浏览型号LAN91C96I-MS的Datasheet PDF文件第71页浏览型号LAN91C96I-MS的Datasheet PDF文件第72页浏览型号LAN91C96I-MS的Datasheet PDF文件第73页浏览型号LAN91C96I-MS的Datasheet PDF文件第74页  
Non-PCI Single-Chip Full Duplex Ethernet Controller  
TX EMPTY INT bit - Set whenever the TX FIFO is empty.  
AUTO RELEASE - When set, successful transmit packets are not written into completion FIFO, and their  
memory is released automatically.  
1. One interrupt per packet: enable TX INT, set AUTO RELEASE=0. The software driver can find the  
completion result in memory and process the interrupt one packet at a time. Depending on the  
completion code the driver will take different actions. Note that the transmit process is working in  
parallel and other transmissions might be taking place. The LAN91C96I is virtually queuing the packet  
numbers and their status words.  
In this case, the transmit interrupt service routine can find the next packet number to be serviced by  
reading the TX FIFO PACKET NUMBER at the FIFO PORTS register. This eliminates the need for  
the driver to keep a list of packet numbers being transmitted. The numbers are queued by the  
LAN91C96I and provided back to the CPU as their transmission completes.  
2. One interrupt per sequence of packets: Enable TX EMPTY INT and TX INT, set AUTO RELEASE=1.  
TX EMPTY INT is generated only after transmitting the last packet in the FIFO. TX INT will be set on  
a fatal transmit error allowing the CPU to know that the transmit process has stopped and therefore  
the FIFO will not be emptied.  
This mode has the advantage of a smaller CPU overhead, and faster memory de-allocation. Note that  
when AUTO RELEASE=1 the CPU is not provided with the packet numbers that completed  
successfully.  
Note:  
The pointer register is shared by any process accessing the LAN91C96I memory. In order to allow  
processes to be interruptible, the interrupting process is responsible for reading the pointer value before  
modifying it, saving it, and restoring it before returning from the interrupt.  
Typically there would be three processes using the pointer:  
1.0 Transmit loading (sometimes interrupt driven)  
2.0 Receive unloading (interrupt driven)  
3.0 Transmit Status reading (interrupt driven).  
1) and 3) also share the usage of the Packet Number Register. Therefore saving and restoring the PNR is  
also required from interrupt service routines.  
Rev. 11/18/2004  
Page 70  
SMSC DS – LAN91C96I  
DATASHEET  
 复制成功!